

MODEL NAME : *Viking 18*
PCB NO : *LA-9332P*
BOM P/N : *4619KU31L01*


Compal Confidential
Viking 18
Schematic Document
Rev: X02
2012-11-19
@ : Nopop Component

Security Classification	Compal Secret Data			Title	
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Wperdf\INCIS\SPEC\BAS40-04_SOT23-3.pdf	
				Date: Friday, December 14, 2012	Sheet 1 of 56

Compal Confidential

Project Code : VAS10

File Name : LA-9332P



Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1 (SSI)
1	0.2 (PT)
2	0.3 (ST)
3	0.4 (QT)
4	1.0 (MP)
5	
6	
7	

USB 3.0 PORT	Connction
1	JUSB1 (Right side)
2	JUSB2 (Right side)
3	NA
4	NA
5	JUSB3 (Left side)
6	JUSB4 (Left side)


POWER STATES

State	Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0		HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M-OFF		LOW	HIGH		HIGH	LOW	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF		LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF		LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

PM TABLE

State	power plane	+5VALW +3VALW +3VLP +3V_PCH	+1.35V +1.05V	+5VS +3VS +1.5VS +1.05VS +0.675VS +3VMXM +5VMXM +VCC_CORE +1.35V_CPU_VDDQ
S0		ON	ON	ON
S3		ON	ON	OFF
S5 S4/AC		ON	OFF	OFF
S5 S4/AC don't exist		OFF	OFF	OFF

Symbol Note :




CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	MINI CARD-1 WLAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	MINI CARD-2 DMC	CLKOUTFLEX1	None
	CLKOUT_PCIE2	10/100/1G LAN	CLKOUTFLEX2	None
	CLKOUT_PCIE3	CARD READER	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_A	MXM		

SATAIII	DESTINATION
SATA0	HDD1
SATA1	HDD2
SATA2	ODD
SATA3	mSATA
SATA4/PCIE LANE1	MINI CARD-1 WLAN
SATA5/PCIE LANE2	MINI CARD-2 DMC


PCI EXPRESS	DESTINATION
Lane 1/USB3.0 Port 3	None
Lane 2/USB3.0 Port 4	None
Lane 3	10/100/1G LAN
Lane 4	CARD READER
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

SMBUS Control Table

	SOURCE	WLAN	DMC	BATT	DIMM	6038	4028	Thermal Sensor	FFS	2136	VPK MCU	MXM	XDP	Charger	TP	mSATA
EC_SMB_CK1 EC_SMB_DA1	KB9012			V								V		V		
EC_SMB_CK2 EC_SMB_DA2	KB9012					V	V	V		V	V					
PCH_SMLCLK PCH_SML0DATA	PCH															
PCH_SML1CLK PCH_SML1DATA	PCH															
MEM_SMBCLK MEM_SMBDATA	PCH		V		V				V				V		V	V




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
				Document Number LA-9332P
				Rev 0.1
				Date: Friday, December 14, 2012 Sheet 4 of 56





CAD Note:
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.


PEG_GTX_HRX_P[0..15] 29.30
PEG_GTX_HRX_N[0..15] 29.30
PEG_HTX_C_GRX_P[0..15] 29.30
PEG_HTX_C_GRX_N[0..15] 29.30



SM_DRAMPWROK with DDR Power Gating Topology




For ESD concern, please put near CPU




Buffered reset to CPU

CAD Note:
PLACE PULL-UP RESISTOR WITHIN 2 INCH OF THE CPU




DDR3 COMPENSATION SIGNALS

CAD Note:
 Trace width=12~15 mil, Spacing=20 mils
 Max trace length= 500 mil




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> CPU (2/7) PM,XDP,CLK	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF BUSINESS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9332P	Rev 0.1
				Date:	Friday, December 14, 2012
				Sheet	6 of 56




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	CPU (3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY MANAGEMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Material	Document Number	Rev
				Part	LA-9332P	0.1
				Date:	Friday, December 14, 2012	Sheet 7 of 56

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	CPU (4/7) FDI,eDP,DDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title CPU (4/7) FDI,eDP,DDI	Rev 0.1
				Document Number LA-9332P	
Date: Friday, December 14, 2012				Sheet 8 of 56	


CFG STRAPS for CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed





Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training




+1.35V_CPU_VDDQ Source




SVID ALERT





SVID DATA





VCC_SENSE



VDDQ DECOUPLING




Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i> CPU (67) PWR	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title LA-9332P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-9332P	Rev 0.1
Date: <u>Friday, December 14, 2012</u>			Sheet <u>10</u> of <u>56</u>	




JDIMMA H=9.2mm

14.7 DDR_A_DQS#(0..7) <<>>
 14.7 DDR_A_D(0..63) <<>>
 14.7 DDR_A_DQS(0..7) <<>>
 14.7 DDR_A_MA(0..15) <<>>

Layout Note:
Place near JDIMMA




Layout Note:
Place near JDIMMA.203.204




SA0	SA1	
1	0	DIM0
1	1	DIM0
0	0	DIM1
0	1	DIM1

All VREF traces should have 20 mil trace width




CRB Rev 0.7 is depop

All VREF traces should have 20 mil trace width



JDIMMB H=5.2mm




JDIMMC H=9.2mm


All VREF traces should have 20 mil trace width

12.7 DDR_A_DQS[0..7] <<>
12.7 DDR_A_DQ[0..63] <<>
12.7 DDR_A_DQS[0..7] <<>
12.7 DDR_A_MA[0..15] <>


Layout Note:
Place near JDIMMC




Layout Note:
Place near JDIMMC.203,204




SA0	SA1	
1	0	DIMM0
1	1	DIMM1
0	0	DIMM2
0	1	DIMM3





All VREF traces should have 20 mil trace width




JDIMMD H=5.2mm











NO REBOOT STRAP
DISABLED WHEN LOW (DEFAULT)
ENABLED WHEN HIGH

FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = DISABLED (DEFAULT)
HIGH = ENABLED



CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers



Security Classification	Compal Secret Data		Title	<i>Compal Electronics, Inc.</i>	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	<i>PCH (I/9) RTC,HDA,SATA,XDP</i> Document Number LA-9332P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR REPRODUCED OR REPRODUCED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NO PART OF THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date:	Friday, December 14, 2012	Sheet 16 of 56 Rev. 0





MiniWLAN
(Mini Card 1)

DMC (Mini Card 2)


10/100/1G LAN


Card Reader






Thunder Bolt




CLOCK TERMINATION for FCIM and need close to PCH









PLL ON DIE VR ENABLE
ENABLED - HIGH(DEFAULT)
DISABLED - LOW





Config	GPIO16,49
USB X4,PCIEX8,SATAx6	11
USB X6,PCIEX8,SATAx4	01


Fixed Signals				Muxed Signals		Fixed Signals						Muxed Signals		Fixed Signals			
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1 (00)	PCIE 2 (00)	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 4 (00)	SATA 5 (00)	SATA 0	SATA 1	SATA 2	SATA 3
				USB3 3 (01)	USB3 4 (01)							PCIE 1 (01)	PCIE 2 (01)				






PCH Power Rail Table		
Voltage Rail	Voltage	50 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/25	Deciphered Date	2012/08/25	Title	Cactus (1/4) DP/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9332P
				Date: Friday, December 14, 2012	Rev 0.1
				Sheet 25 of 56	

5		4		3		2		1	
D									
C									
B									
A									
								</	



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/25	Deciphered Date	2012/08/25	A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9332P
				Date:	Friday, December 14, 2012
				Sheet	28 of 36
				Rev	0.1


















02/21-109

04/06-118

UCLAMP0511P.TCT_SLP1006P2-2-D

04/06-118



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL. THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


MXMIII Connector (Slave)

LA-9332P

Rev 1.0


Title		Rev
MXMIII Connector (Slave)		1.0
Size	Document Number	
	LA-9332P	
Date:	Friday, December 14, 2012	Sheet 30 of 56

CPU DP Redriver




5	4	3	2	1																				
D				D																				
C				C																				
B				B																				
A				A																				
<table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2012/05/14</td><td>Deciphered Date</td><td>2013/05/13</td><td></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJIN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Rev 0.1</td></tr><tr><td colspan="3">Date: Friday, December 14, 2012</td><td>Sheet 32 of 56</td><td></td></tr></table>					Security Classification	Compal Secret Data			Title	Issued Date	2012/05/14	Deciphered Date	2013/05/13		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJIN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1	Date: Friday, December 14, 2012			Sheet 32 of 56	
Security Classification	Compal Secret Data			Title																				
Issued Date	2012/05/14	Deciphered Date	2013/05/13																					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJIN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1																				
Date: Friday, December 14, 2012			Sheet 32 of 56																					
5	4	3	2	1																				


LCD POWER




Back light power






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title	eDP SW-eDP CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P
				Date	Friday, December 14, 2012
				Sheet	33 of 56
				Rev	0.1




Security Classification		Compal Secret Data		Title	
Issued Date	2012/05/14	Deciphered Date	2013/05/13	<i>reserved</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9332P	0.1
Date: Friday, December 14, 2012				Sheet 34 of 56	






PS121 CFG0/CFG1
SCLZ/SDAZ output voltage select;
CFG1:0=00 LOW-level input voltage: <0.40V LOW-level output voltage: 0.60V
PS121 PC0/PC1/PC2
Inputs equalization control, default inputs equalization setting at 12 dB
000: 12 dB, 001: 16 dB, 010: 10 dB, 011: 7 dB
100: 1.5 dB, 101: 4 dB, 110: 9 dB, 111: 7 dB




SEL	OUTPUT
L	B1
H	B2






PS121 CFG0/CFG1
SCLZ/SDAZ output voltage select;
CFG1:0=00 LOW-level input voltage: <0.40V LOW-level output voltage: 0.60V
PS121 PC0/PC1/PC2
Inputs equalization control, default inputs equalization setting at 12 dB
000: 12 dB, 001: 16 dB, 010: 10 dB, 011: 7 dB
100: 1.5 dB, 101: 4 dB, 110: 9 dB, 111: 7 dB




SEL	OUTPUT
L	A
H	B






PS121 CFG0/CFG1
SCLZ/SDAZ output voltage select;
CFG1:0=00 LOW-level input voltage: <0.40V LOW-level output voltage: 0.60V
PS121 PC0/PC1/PC2
Inputs equalization control, default inputs equalization setting at 12 dB
000: 12 dB, 001: 16 dB, 010: 10 dB, 011: 7 dB
100: 1.5 dB, 101: 4 dB, 110: 9 dB, 111: 7 dB



SEL	OUTPUT
L	B1
H	B2




PS121 CFG0/CFG1
SCLZ/SDAZ output voltage select;
CFG1:0=00 LOW-level input voltage: <0.40V LOW-level output voltage: 0.60V
PS121 PC0/PC1/PC2
Inputs equalization control, default inputs equalization setting at 12 dB
000: 12 dB, 001: 16 dB, 010: 10 dB, 011: 7 dB
100: 1.5 dB, 101: 4 dB, 110: 9 dB, 111: 7 dB




SEL	OUTPUT
L	B1
H	B2


HDMI Input/Output Connector



Part Number	Description
ROYALTY HDMI W/LOGO	
ROYALTY HDMI W/LOGO	



SEL	OUTPUT
L	B1
H	B2







PS8271
PEQ=L, Middle level receiving equalization selection
PEQ=H, High level receiving equalization selection
PEQ=M, Low level receiving equalization selection





PS121
When DDCBUF_EN# is HIGH, the DDC channel is disabled,
SCL/SDA and SCLZ/SDAZ are disconnected


MXM

CPU




HDMI_SW_DET	0	1
Y	IN1	IN2
	MXM	PCH





5	4	3	2	1
D				D
C				C
B				B
A				A
Security Classification Compal Secret Data Issued Date 2012/05/14 Deciphered Date 2013/05/13 Title Compal Electronics, Inc. THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJIN GROUP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Document Number LA-9332P Date Friday, December 14, 2012 Sheet 38 of 58 Rev 0.1				
5	4	3	2	1











THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Doc Number
 Rev
 0.1

Customer
 ID
 LA-9332P

Date: Friday, December 14, 2012 Sheet: 30 of 56




Security Classification		Compal Secret Data			
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Translator RTD2136R	
				Document Number LA-9332P	
Date: Friday, December 14, 2012				Sheet 40 of 56	

SEL	Y
L	RTD2136
H	DGPU_MXM

Security Classification		Compal Secret Data		Compal Electronics, Inc. LVDS SW- 1 to 2 & GPU/PCH	
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				REAL Custom	Document Number LA-9332P
					Rev 0.1
Date:				Friday, December 14, 2012	Sheet 41 of 56



PCH/GPU MUX & 6038 MUX SW for LVDS




CPU/MXM (MUX)
HDMI IN (6038)

Input

Output



The EN_CAM control circuit diagram shows two MOSFETs, OV25 and OV26, connected to a +3V5 supply. OV25 is a SI2301CDS-T1-GES SOT23-3-D MOSFET, and OV26 is a SSM3K7005F SC953-D MOSFET. Both MOSFETs have their gates connected to a +3V5 supply through a 100k resistor (R1381) and a 0.1uF capacitor (C288). The drains of both MOSFETs are connected to a +3V5_CAM supply through a 100k resistor (R291) and a 0.1uF capacitor (C289). The sources of both MOSFETs are connected to ground through a 2 ohm resistor (R2).



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

LVDS SW- 6038/SYSTEM & CONN


Size	Document Number	Rev
	LA 0222B	0.1


Date: Friday, December 14, 2012 Sheet 42 of 56






Date: Friday, December 14, 2012 Sheet 42 of 56





BOARD ID Table			
Board ID	PCB Revision	Rb	
0	0.1 (SSI)	0	
1	0.2 (PT)	8.2K +/- 5%	
2	0.3 (ST)	18K +/- 5%	
3	0.4 (QT)	33K +/- 5%	
4	1.0 (MP)	56K +/- 5%	
5		100K +/- 5%	
6			
7			









Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2013/05/13	
2012/05/14				HD Audio ALC3661	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No. LA-9332P	
				Rev 0.1	
				Date: Friday, December 14, 2012	
				Sheet	45 of 56




GAIN1	GAIN0	AV (inv)	INPUT IMPEDANCE
0	0	20dB	60Kohm
0	1	26dB	30Kohm
1	0	32dB	15Kohm
1	1	36dB	9Kohm





Speaker amp impedance of JBL is 4 ohm.

Woofer Amp Table



G1	G0	GAIN (dB)	Input Impedance (R1) (Kohm)
0	0	20	60
0	1	26	30
1	0	32	15
1	1	36	9







For 32dB design, RA24 populated and RA36 is depopulated.



DEVICE	SMBUS ADDRESS
MAXIM - LED	0100 000b
MAXIM - GPIO	0100 001b
I2C EEPROM	1010 000b





Pin 20:
PARADE PS8250B:
Reserve RN12
PERICOM P13EQX6741ST:
Mount RN46, Reserve RN12
ASMEDIA ASM1466:
Mount RN46, Reserve RN12

Pin 9:
PARADE PS8250B:
Reserve RN11
PERICOM P13EQX6741ST:
Reserve RN11
ASMEDIA ASM1466:
Mount RN11 to pull down

HDD_B_P0_P0 RN8 1 2 0.0402 5%
HDD_B_P0_P1 RN8 1 2 0.0402 5%
HDD_A_P0_P0 RN10 1 2 0.0402 5%
HDD_A_P0_P1 RN11 1 2 0.0402 5%
HDD_REXT_SATA RN12 1 2 5.1K 0.402 1%



Pin 20:
PARADE PS8250B:
Reserve RN49, Mount RN57
PERICOM P13EQX6741ST:
Mount RN49, Reserve RN57
ASMEDIA ASM1466:
Mount RN49, Reserve RN57

Pin 9:
PARADE PS8250B:
Reserve RN29
PERICOM P13EQX6741ST:
Reserve RN29
ASMEDIA ASM1466:
Mount RN29 to pull down

HDD_B_P0_P0 RN3 1 2 0.0402 5%
HDD_B_P0_P1 RN6 1 2 0.0402 5%
HDD_A_P0_P0 RN7 1 2 0.0402 5%
HDD_A_P0_P1 RN9 1 2 0.0402 5%
HDD_REXT_SATA RN57 1 2 5.1K 0.402 1%


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	SATA HDD1 & HDD2/FFS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P
				Date:	Friday, December 14, 2012
				Sheet	49 of 58

ODD power





1. Host generate Low pulse 40ms to eject ODD
2. After this pulse, signal remain high and no pulse is allowed within 7s

SATA ODD Conn.



ODD Redriver



Pin 20:
PARADE PS8250B:
Reserve RN18, Mount RN25




PERICOM PI3EQX6741ST:
Mount RN18, Reserve RN25

ASMEDIA ASM1466:
Mount RN18, Reserve RN25





Pin 9:
PARADE PS8250B:
Reserve RN24

PERICOM PI3EQX6741ST:
Reserve RN24

ASMEDIA ASM1466:
Mount RN24 to pull down





















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	SATA ODD/mSATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P
				Date:	Friday, December 14, 2012
				Sheet	50 of 58






Vendor pin	PS8710B (default)	TI
pin15	AEQ1	OS2
pin16	ADE0	DE2
pin17	AEQ0	EQ2
pin4	BEQ1	OS1
pin3	BDE0	DE1
pin2	BEQ0	EQ1
pin5	PD	EN_RXD
pin14	TEST	CM
pin18	ADE1	
pin6	BDE1	

SN65LVPE502
 EN==
 1:normal operation(default)
 0:sleep mode
 CM==
 0:normal operation(default)
 1:Compliance test mode
 PS8710
 [A(B)_DE1, A(B)_DE0] ==
 L: 3.5dB de-emphasis
 LH: No de-emphasis
 HL: 7dB de-emphasis
 HH: 5dB with boost output swing
 [A(B)_EQ1, A(B)_EQ0] ==
 LL: reserved
 LH: program EQ for channel loss up to 7dB
 HL: program EQ for channel loss up to 14.5dB
 HH: program EQ for channel loss up to 11.5dB
 TEST ==
 L: Normal operation (default)
 H: Test mode enable






30pin Connector to CardReader




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/02/28	Deciphered Date	2013/02/27	Title	IO BTB CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P
				Date:	Friday, December 14, 2012
				Sheet	53 of 58

System FAN Controller




Pull up resistor on thermtrip pin	SMBUS address
4.7k	1111
6.8k	1011
10k	1001
15k	1101
22k	0011
33k	0111


MXM1 FAN Controller






MXM2 FAN Controller



ON/OFF switch



Power Button



Fiducial Mark

Security Classification		Compal Secret Data					
Issued Date		2012/05/28	Deciphered Date	2013/05/27	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					<i>KB & Power Button & IR</i>		
					Size	Document Number	Rev
					B	<i>LA-9332P</i>	0.1
Date:		Friday, December 14, 2012		Sheet	55 of 56		

KB & Power Button & IR


Document Number

LA-9332P


Rev

0.1


DC to DC +5VALW to +5VS




+3VALW to +3VS




+3VALW to +3V_PCH




+3VALW to +3VMXM




+5VALW to +5VS +3VALW to +3VS




+1.05V to +1.05VS




+1.05VS





+5VALW to +5VMXM +3VALW to +3VMXM




+5VALW to +5VMXM



Discharge Circuit





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC/DC Interface
Document Number				LA-9332P
Date				Friday, December 14, 2012
Sheet				56 of 56



PH1 under CPU botten side :
CPU thermal protection at 93 +/- 3 degree C


Adapter	ADP_SEL
240W	LOW
330W	HIGH







3VALWP
 TDC 6.08A
 Peak Current 8.11A
 OCP current 9.73A
 TYP MAX
 H/S Rds (on) 11.2mohm , 14mohm
 L/S Rds (on) 3.7mohm , 5mohm

5VALWP
 TDC 11A
 Peak Current 16A
 OCP current 20A
 TYP MAX
 H/S Rds (on) 11.2mohm , 14mohm
 L/S Rds (on) 3.7mohm , 5mohm








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.35VP/0.675VSP	
				Size	Document Number
				LA-9332P	Rev 0.1
Date: Friday, December 14, 2012		Sheet 59 of 66			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-+1.05VP	
Size		Document Number			Rev
		LA-9332P			0.1
Date:		Friday, December 14, 2012		Sheet	60 of 66










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/05/28		Title	
		Deciphered Date		PWR VCore ISL6208	
				Size	
				Document Number	
				LA-9332P	
				Date	
				Friday, December 14, 2012	
				Sheet	
				63 of 66	
				Rev	
				0.1	

Based on PDDG rev 0.8 Table 5-1.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	PWR PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 14, 2012
				Sheet	65 of 66
				Rev	0.1

Item	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Adjust 1.5V output volatge		P61	change PR402 to 30.1K_0402_1% PR405 to 20K_0402_1%	2012.7.30	SSI
2	Adjust 3.3V OCP seeting		P58	change PR105 to 120K_0402_1%.	2012.7.30	SSI
3	Adjust 3V/5V always OTP seeting		P58	modify PD100 to PR114 0_0402_1%.	2012.7.30	SSI
4	Adjust Vcore OTP seeting		P62	PR531 connect to +5VS	2012.7.30	SSI
5	Add PD3 PD4 for EMD requirement		P57	add PD3 PD4 to PESD24VS2UT_SOT23-3	2012.8.16	SSI
6	hiccup mode issue is not happen so we haven't need solution.		P57	remove Erp lot6 Circuit	2012.8.16	SSI
7	change diode for EMI requirement		P57	use PD2 (6 PIN) to combine combine PD3(2PIN) PD4(2PIN).	2012.8.31	SSI
8	adjust the component for the 88731 schematic		P64	change PR722 and PR724 to short footprint remove PR701 PR706 PC701 PC734 PR732	2012.9.10	SSI
9	adjust RTC circuit for safety concern		P57	add PR2 1K_0402_5%	2012.9.10	SSI
10	change ACIN bead for current limit rating		P57	change PL1 PL4 to C8B BPH 853025_2P	2012.9.10	SSI
11	add PR116 for 3v 5v_EN delay time solution		P58	add PR116 402K_0402_1%	2012.9.18	SSI
12	change output choke to improve efficiency		P59	change PL201 to 1UH_PCMC063T-1R0MN	2012.9.18	SSI
13	change PR500 value to meet INTEL SPEC.		P62	change PR500 to 130_0402_1%-D	2012.10.4	SSI
			P67			
14						
15						
16						
17						

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.			
Title			
PWR_PIR 1			
Size	Document Number		Rev
	LA-7902P		0.1
Date:	Friday, December 14, 2012		Sheet 66 of 66