

1

2

3

4


Compal Confidential

Schematics Document

AMD/S1/ATI RS485M(C)/SB460

2005 / 12 / 30 Rev:0.1

Security Classification	Compal Secret Data			Title	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Date	Friday, January 06, 2006
				Sheet	1 of 43



Power Plane	Description	S1	S3	S4/ S5
VIN	Adapter power supply (19V)	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+1.2V_HT	1.2V switched power rail	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.8VALW	1.8V always on power rail	ON	ON	ON
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+3VALW	3.3V always on power rail	ON	ON	ON
+3V	3.3V power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD21	0	PIRQE/PIRQF/PIRQG
Mini-PCI	AD22	1	PIRQF/PIRQG

Device	Address	Device	Address
Smart Battery	0001 011X b?	ADM1032	1001 110X b?
EEPROM(24C16/02)	1010 000X b?		
(24C04)	1011 000Xb?		

Device	Address
Clock Generator (ICS 951462AGT)	1101 001Xb?
DDRII DIMM0	1001 000Xb?
DDRII DIMM2	1001 010Xb?

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc	3.3V +/- 5%			
Ra / Rc	100K +/- 5%			
Board ID	Rb / Rd	V_{AD_BID} min	V_{AD_BID} typ	V_{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	




[illegible]

Security Classification		Compal Secret Data			
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Title	Notes
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	Rev
				Customer	0.1
				Date: Friday, January 06, 2006	Sheet 3 of 43





PROCESSOR HYPERTRANSPORT INTERFACE


VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE





Processor DDR2 Memory Interface




**PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH**



**PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH**




LAYOUT:PLACE CLOSE TO CPU





Security Classification		Compal Secret Data				Title					
Issued Date		2005/12/1		Deciphered Date		2006/12/01					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						AMD CPU DDRII MEMORY I/F					
						Size		Document Number		Revision	
						Custom		LA-3221P		0.1	
Date:						Friday, January 05, 2006					
Sheet						5 of 43					

ATHLON Control and Debug




HDT Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc. ATHLON64 CTRL & DEBUG	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	Rev
				LA-321P	0.1
				Date: Friday, January 06, 2006	Sheet 6 of 43




BOTTOMSIDE DECOUPLING




PLACE CLOSE TO SO-DIMM1 AS POSSIBLE





PLACE CLOSE TO SO-DIMM2 AS POSSIBLE




DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE





Security Classification		Compal Secret Data		Title	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Document Number	LA-3221P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Friday, January 06, 2006	Sheet 7 of 43
Compal Electronics, Inc.				ATHLON64 PWR & GND	
				Rev	0.1



Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V



Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V









9.13.16.26 SMB_CK_DAT1
9.13.16.26 SMB_CK_CLK1


+3VS

P=1W0_A5692C-A0616

Security Classification		Compal Secret Data							
Issued Date		2005/12/1		Deciphered Date		2006/12/01		Title	
								DDR2 SO-DIMM I	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						LA-3221P		0.1	
						Date:		Friday, January 06, 2006	








*High, LOAD MEM STRAP DISABLE
Low, LOAD MEM STRAP ENABLE


	GPI04	GPI03	DESCRIPTION
	0	0	RESERVED
	0	1	RESERVED
	1	0	RESERVED
*	1	1	200MHz

DFT_GPIO5:LOAD MEM STRAP
 *High, LOAD MEM STRAP DISABLE
 Low, LOAD MEM STRAP ENABLE

Security Classification	Compal Secret Data						
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Title	RS480M VIDEO_IF/CLOCK GEN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	LA-3221P		Rev. 0.
				Date:	Expire: January 08, 2006	Sheet 11 of 43	





Security Classification		Compal Secret Data		Title	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	RS480M Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-3221P	0.1
Date: Friday, January 06, 2006				Sheet 12	of 43






EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation







LCD POWER CIRCUIT





Security Classification		Compal Secret Data											
Issued Date		2005/12/1		Deciphered Date		2006/12/01		Title					
								TV_OUT/CRT CONN					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Rev		0.1			
								Customer		Document Number		LA-3221P	
								Date:		Friday, January 06, 2006		Sheet 14 of 43	



Page Size Custom	Document Number LA-3221P	Rev 0.1
Date: Friday, January 06, 2006		Sheet 15 of 43






Security Classification		Compal Secret Data		Title				
Issued Date		2005/12/1	Deciphered Date	2006/12/01	SB400-IDE/SATA			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R.O. CORPORATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev.	Document Number	Rev	
					Customer	LA-3221P	0.1	
Date:					Friday, January 06, 2006	Sheet	17	of 43



REQUIRED STRAPS


SB600 HAS 15K INTERNAL PD FOR AC_SDATA_OUT,
15K PU FOR RTC_CLK, EXTERNAL PU/PD IS
NOT REQUIRED; FOR SB460, EXTERNAL PU/PD ARE
REQUIRED



	AC97_SDOOUT	RTC_CLK	PCICLK4_R	PCICLK6_R	PCICLK1_R	PCICLK0_R
PULL HIGH	USE DEBUG STRAPS DEFAULT	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = LPC I ROM L, H = LPC II ROM L, L = FWH ROM DEFAULT	
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4	NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]	

NOTE: R751 PU RESISTOR FOR
RTC_IRQ# IS REQUIRED FOR SB600
TO KEEP THE INPUT FROM FLOATING.


SB460 ONLY



	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
PULL HIGH	MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#

DEBUG STRAPS


SB600 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	IDE_DACK#	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS


SB460 ONLY

OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.




SB PCIE EEPROM STRAPS


Security Classification	Compal Secret Data			Title	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Hardware Trap	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date: Friday, January 06, 2006					Sheet 19 of 43





SATA HDD CONN





Security Classification		Compal Secret Data								
Issued Date	2005/12/1		Deciphered Date	2006/12/01		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HDD/CDROM				
						Rev	Document Number		Rev	
						1.0	LA-3221P		0.1	
						Date		Friday, January 06, 2006		Sheet














MDC CONN.




HD Audio Codec






Security Classification	Compal Secret Data			Title	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-3221P	0.1
				Date	Friday, January 06, 2006
				Sheet	24 of 43












Security Classification				Compal Secret Data				Title			
Issued Date				2005/12/1				2006/12/01			
Deciphered Date				2006/12/01				KB910L/LIT SW			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				0.1			
Date:				Friday, January 06, 2006				Sheet 27 of 43			




Security Classification		Compal Secret Data			
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Title	MDA/BT/KBD/TP Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RPTC DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date		Friday, January 06, 2006		Sheet	28 of 43




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2005/12/1		Deciphered Date		2006/12/01		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								USB Port					
								Doc#		Document Number		Rev	
										LA-3221P		0.1	
								Date		Friday, January 06, 2006		Sheet 29 of 43	
C		I		D		E							



note:T1 minimum 15ms,T2 minimum 33ms/maximum 500ms,
SUSP# goes to low after SB_PWRGD goes to low for power
down.



Power Button




27 SCRLD#
27 NUMLED#
27 CAPSLED#

27 E-Mail_BTN
27 Internet_BTN
















14.27 PWR_GREEN_LED#
14.27 PWR_AMBER_LED#


14.27 BATT_FULL_LED#



E-Mail_BTN @C625 100P_0402_25V8K
Internet_BTN @C621 100P_0402_25V8K
SCRLD# @C617 100P_0402_25V8K
NUMLED# @C615 100P_0402_25V8K
CAPSLED# @C618 100P_0402_25V8K
CARD_LED# @C624 100P_0402_25V8K
IDE_ACT_LED# @C619 100P_0402_25V8K
PWR_ON-OFF_BTN# @C623 100P_0402_25V8K
PWR_GREEN_LED# @C614 100P_0402_25V8K
PWR_AMBER_LED# @C622 100P_0402_25V8K
BATT_FULL_LED# @C616 100P_0402_25V8K


Security Classification		Compal Secret Data					
Issued Date		2005/12/1		Deciphered Date		2006/12/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY TO ANY OTHER BODY OR DEPARTMENT WITHOUT THE AUTHORIZATION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				PWR_OK/BTN			
				Document Number		Rev	
				LA-3221P		0.1	
				Date:		Friday, January 06, 2006	
				Sheet		30 of 43	





Chip_Name	Label_Name
EXP_TXP0/SDVOB_RED	PCIE_MTX_C_GRX_P0
EXP_TXN0/SDVOB_RED#	PCIE_MTX_C_GRX_N0
EXP_TXP1/SDVOB_GREEN	PCIE_MTX_C_GRX_P1
EXP_TXN1/SDVOB_GREEN#	PCIE_MTX_C_GRX_N1
EXP_TXP2/SDVOB_BLUE	PCIE_MTX_C_GRX_P2
EXP_TXN2/SDVOB_BLUE#	PCIE_MTX_C_GRX_N2
EXP_TXP3/SDVOB_CLKP	PCIE_MTX_C_GRX_P3
EXP_TXN3/SDVOB_CLKN	PCIE_MTX_C_GRX_N3
EXP_RXP1/SDVO_INT	PCEI_GTX_C_MRX_P1
EXP_RXN1/SDVO_INT#	PCEI_GTX_C_MRX_N1

Security Classification	Compal Secret Data			Title	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Screws	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Rev
				Friday, January 06, 2006	0.1
				Sheet 32 of 43	




Vin Detector			
	Max.	typ.	Min.
H-->L	18.234	17.841	17.449
L-->H	17.597	17.210	16.813

ACIN			
Precharge detector			
	Min.	typ.	Max
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V


BATT ONLY			
Precharge detector			
	Min.	typ.	Max
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V



Charger

Iadp=0~3.16A(60W)


$$F_{osc} = 14100 / R_t = 14100 / 47 = 300 \text{ KHz}$$


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Title	PWR-Charger	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	Rev	
				B	0.1	
Date: Friday, January 06, 2006				Sheet	34	of 43






Security Classification	Compal Secret Data			Title
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.1
Date: Friday, January 06, 2006				Sheet 37 of 43




Security Classification		Compal Secret Data			
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Title	+CPU_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number HCW51 LA-3121P
				Date: Friday, January 06, 2006	Sheet 38 of 43

Battery Connect/OTP




CPU

PH1 under CPU bottom side :
CPU thermal protection at 90 +-3 degree C
Recovery at 50 +-3 degree C



Security Classification	Compal Secret Data			Title
Issued Date	2005/12/1	Deciphered Date	2006/12/01	BATTERY CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Friday, January 06, 2006	Sheet	39 of 43	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/12/1	Deciphered Date	2006/12/01	Title	RS480_CoreP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-3221P
				Rev	0.1
				Date	Friday, January 06, 2006
				Sheet	40 of 43

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1							
2							
3							
4							
5							
6							
7							
8							
10							
11							
12							
13							
14							
15							
16							
17							

Next: PR238, PC202, PQ56, PD42, PJP21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS INFORMATION THAT IS UNPUBLISHED AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title EE-PIR			
Drawing Number LA-3221P		Rev 0.1	
Date: Friday, January 06, 2006		Sheet 41 of 43	

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	VER	Phase
1		CPU bypass Cap change to Proadlizer 1200uF.		7			
2		Change Felica connector package.		28	From 4pin change to 6 pin.		
3		Change R536 value.		24	R536 change to 10K ohm		
4		Change net (WLAN_ACT) from pin 3 to pin46.		26	Add R516, R538		
5		RS485MC only support 2 lane PCI-E		10,15	A-LINK 4X---->2X Change PCI-E port 2,3 ---->0,1		
6		Part reference rename for layout		All	Part reference change		
7		To support WOL on S3/S4/S5		23	Change the power rail from +3V to +3VALW.		
8		Change R185 BOM structure		23			
9							

