

MODEL NAME : *QBLB0*
PCB NO : *LA-8381P*
BOM P/N : *4319H631L01 (Samsung 1G)*
4319H631L02(Samsung 2G)
4319H631L03(Hynix 1G)
4319H631L04(Hynix 2G)

Dell/Compal Confidential

Schematic Document

Specter MLK (Chief River)

Ivy Bridge (PGA) + Panther Point (standard)


DISCRETE VGA N13P-GT (optimus)

2011-10-26

Rev: X01


Highlight the short pad for 0 ohm


File Name : LA-8381P



Compal Confidential

Project Code : QBLB0
File Name : LA-8381P





Vcc	3.3V +/- 5%	Board ID Table for AD channel				BOARD ID Table	
Ra	100K +/- 5%						
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3	Board ID	PCB Revision
0	0	0 V	0 V	0.155 V	0x00-0x0C	0	
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C	1	
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30	2	
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49	3	
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69	4	SSI_X00
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E	5	PT_X01
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB	6	ST_X02
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF	7	QT_A00

SMBUS Control Table

	SOURCE	MINI1 (WLAN)	MINI2 (DMC)	BATT	SODIMM	Thermal Sensor 1	Thermal Sensor 2	FFS	VGA Thermal Sensor	VGA	XDP	Charger	HP detect
EC_SMB_CK1 EC_SMB_DA1	KB930			V									
EC_SMB_CK2 EC_SMB_DA2	KB930					V	V		V	V		V	V
PCH_SMLCLK PCH_SML0DATA	PCH												
PCH_SML1CLK PCH_SML1DATA	PCH												
MEM_SMBCLK MEM_SMBDATA	PCH	V	V		V			V			V		

Link

PCH

USB PORT#	DESTINATION
0	JUSB2 (v3.0 Ext Right Side)
1	JUSB3 (v3.0 Ext Right side)
2	None
3	None
4	JMINI1 (WLAN)
5	JMINI2 (WWAN/DMC)
6	ELC 8051
7	None
8	Bluetooth
9	JUSB1 (2.0 Ext Left Side)
10	None
11	None
12	CAMERA
13	VPK

POWER STATES

State	Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0		HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M-OFF		LOW	HIGH		HIGH	LOW	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF		LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF		LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF


PM TABLE

power plane			+5VS +3VS +1.8VS +1.5VS +1.5V_CPU_VDDQ +VCCP = +1.05VS +VCC_CORE +VCC_GFXCORE_AXG +VCCSA +0.75VS +3VSDGPU +1.5VSDGPU +VGA_CORE
State	+5VALW +3VALW +3VLP +3V_PCH	+1.5V	
S0			
S3	ON	ON	ON
S5 S4/AC	ON	OFF	OFF
S5 S4/AC don't exist	OFF	OFF	OFF

PCI EXPRESS	DESTINATION
Lane 1	10/100/1G LAN
Lane 2	MINI CARD-2 WWAN/DMC
Lane 3	MINI CARD-1 WLAN
Lane 4	CARD READER
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

CLK	DIFFERENTIAL	DESTINATION		
	CLKOUT_PCIE0	None		
	CLKOUT_PCIE1	10/100/1G LAN		
	CLKOUT_PCIE2	MINI CARD-2 WWAN		
	CLKOUT_PCIE3	MINI CARD-1 WLAN		
	CLKOUT_PCIE4	CARD READER	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE5	None	CLKOUTFLEX0	None
	CLKOUT_PCIE6	None	CLKOUTFLEX1	None
	CLKOUT_PCIE7	None	CLKOUTFLEX2	None
	CLKOUT_PEG_B	None	CLKOUTFLEX3	None


Symbol Note :




CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC LPC
PCI2	None
PCI3	None
PCI4	None

SATA	DESTINATION
SATA0	HDD
SATA1	m-SATA
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None


PM, XDP, CLK, S3 Reduce, PLTRST





For CPU S3 Power Reduce






POWEROK





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	PROCESSOR(2/6) PM,XDP,CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-838IP	1.0
				Date:	Thursday, January 12, 2012	Sheet 7 of 63





CFG Straps for Processor


	
PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed
	
Display Port Presence Strap	
CFG4	★ 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
	
PCIe Port Bifurcation Straps	
CFG[6:5]	★ 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10:x8, 8 - Device 1 function 1 enabled ;function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled






VID[0] Pin AE10	VID[1] Pin AG10	VCCSA Vout
0	0	0.90 V
0	1	0.80 V
1	0	0.725 V
1	1	0.675 V






All VREF traces should have 10 mil trace width





+1.5V_SUS decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMD, Clock and Control signals
Those capacitors should be placed on the same side of the motherboard as the SO-DIMM connector

Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/06/02	Deciphered Date	2012/06/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					DDRIII DIMMA		
					Size	Document Number	Rev
					LA-838IP		
					Date:	Thursday, January 12, 2012	Sheet







Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket

All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMMB






HDA_SYNC
This signal has a weak internal pull-down
On Die PLL VR is supplied by
1.5V when sampled high
1.8V when sampled low
Needs to be pulled High for Huron River platform


HDA_SPKR
★ Low = Default
HIGH = No Reboot

HDA_SDO
ME debug mode, this signal has a weak internal PD
L=>security measures defined in the Flash
Descriptor will be in effect (default)
H=>Flash Descriptor Security will be overridden

RTC Battery





SPI ROM FOR ME (8MByte)
SPI ROM FOR ME (8MByte)



SPI BIOS Pinout

(1) CS#	(5) I/O
(2) I/O	(6) CLK
(3) WP#	(7) HOLD#
(4) GND	(8) VCC










SYN_PWRK
This signal should be used on the platform to indicate that the processor VR power is good and therefore it can be connected to the same source as PWRK on PCH.


APWROK
This is an input signal to the PCH from power monitoring circuit to indicate that all Active Sleep Well (ASW) rails, i.e. Intel ME sub-system and LAN power rails are stable on the platform. Connect to ASW power rail monitoring circuit on motherboard. For platform not supporting Intel AMT it can be connected to PWRK. The ASW power must be stable for at least 1ms before platform logic asserts APWROK.

DPWROK
This is an input signal to the PCH from platform power monitoring logic to indicate that all power rails associated with the PCH Deep Sx well (DSW) are valid and stable. Connect to VccDSW3.3 power rail monitoring circuit on motherboard for platforms that support Deep Sx state. This signal can be tied to RSMRST# for platforms that do not support the Deep Sx state. The DSW rails must be stable for at least 10ms before DPWROK is asserted to PCH.


CRT_HSYNC and CRT_VSYNC resistor
33 ohm for Direct Connect
20 ohm for Dock Support
20 ohm for Switchable Graphics Device Down Topology
10 ohm for Switchable Graphics Dock Support





High: CRT Plugged




GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable




PCH_GPIO37
FDI TERMINATION VOLTAGE OVERRIDE
★ LOW - Tx, Rx terminated
to same voltage
(DC Coupling Mode)



DMI Termination Voltage	
NV_CLS#	Set to Vcc when HIGH
NV_CLS#	Set to Vss when LOW





CLOSE TO THE BRANCHING POINT
RH161 and RH162
Follow CRB FAB2 setting



For BIOS setting dGPU present

★ LOW - dGPU exist






Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/06/02		Deciphered Date		2012/06/02			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		PCH (7/8) PWR			
				Size		Document Number		Rev 1.0	
				LA-8381P					
				Date:		Thursday, January 12, 2012		Sheet 20 of 63	

UHH
H5 VSS[0]
AA17 VSS[1]
AA2 VSS[2]
AA3 VSS[3]
AA33 VSS[4]
AA34 VSS[5]
AB11 VSS[6]
AB14 VSS[7]
AB39 VSS[8]
AB4 VSS[9]
AB5 VSS[10]
AB6 VSS[11]
AC2 VSS[12]
AC19 VSS[13]
AC21 VSS[14]
AC2 VSS[15]
AC24 VSS[16]
AC34 VSS[17]
AC48 VSS[18]
AD10 VSS[19]
AD11 VSS[20]
AD12 VSS[21]
AD13 VSS[22]
AD19 VSS[23]
AD24 VSS[24]
AD25 VSS[25]
AD27 VSS[26]
AD33 VSS[27]
AD34 VSS[28]
AD36 VSS[29]
AD37 VSS[30]
AD38 VSS[31]
AD39 VSS[32]
AD4 VSS[33]
AD40 VSS[34]
AD41 VSS[35]
AD42 VSS[36]
AD43 VSS[37]
AD45 VSS[38]
AD46 VSS[39]
AE2 VSS[40]
AE3 VSS[41]
AE10 VSS[42]
AE12 VSS[43]
AE13 VSS[44]
AE14 VSS[45]
AE16 VSS[46]
AE19 VSS[47]
AE24 VSS[48]
AE26 VSS[49]
AE27 VSS[50]
AE31 VSS[51]
AE3 VSS[52]
AE4 VSS[53]
AE42 VSS[54]
AE46 VSS[55]
AE5 VSS[56]
AE7 VSS[57]
AE8 VSS[58]
AG19 VSS[59]
AG2 VSS[60]
AG48 VSS[61]
AG49 VSS[62]
AH11 VSS[63]
AH3 VSS[64]
AH36 VSS[65]
AH39 VSS[66]
AH40 VSS[67]
AH42 VSS[68]
AH46 VSS[69]
AH7 VSS[70]
AJ19 VSS[71]
AJ21 VSS[72]
AJ24 VSS[73]
AJ33 VSS[74]
AJ34 VSS[75]
AK12 VSS[76]
AK3 VSS[77]
AK3 VSS[78]
AK3 VSS[79]
BD82PPSM-QNH-N-A0_BGA989-D



AK38 VSS[80]
AK4 VSS[81]
AK42 VSS[82]
AK4 VSS[83]
AK6 VSS[84]
AK8 VSS[85]
AL10 VSS[86]
AL17 VSS[87]
AL2 VSS[88]
AL21 VSS[89]
AL23 VSS[90]
AL26 VSS[91]
AL27 VSS[92]
AL31 VSS[93]
AL33 VSS[94]
AL34 VSS[95]
AL48 VSS[96]
AM11 VSS[97]
AM14 VSS[98]
AM36 VSS[99]
AM39 VSS[100]
AM43 VSS[101]
AM45 VSS[102]
AM46 VSS[103]
AM7 VSS[104]
AN2 VSS[105]
AN29 VSS[106]
AN3 VSS[107]
AN31 VSS[108]
AP12 VSS[109]
AP19 VSS[110]
AP28 VSS[111]
AP30 VSS[112]
AP32 VSS[113]
AP38 VSS[114]
AP4 VSS[115]
AP42 VSS[116]
AP46 VSS[117]
AP8 VSS[118]
AP2 VSS[119]
AR48 VSS[120]
AT11 VSS[121]
AT13 VSS[122]
AT18 VSS[123]
AT22 VSS[124]
AT26 VSS[125]
AT28 VSS[126]
AT30 VSS[127]
AT32 VSS[128]
AT34 VSS[129]
AT39 VSS[130]
AT42 VSS[131]
AT7 VSS[132]
AU24 VSS[133]
AU24 VSS[134]
AU30 VSS[135]
AV18 VSS[136]
AV20 VSS[137]
AV24 VSS[138]
AV30 VSS[139]
AV38 VSS[140]
AV4 VSS[141]
AV43 VSS[142]
AV8 VSS[143]
AW14 VSS[144]
AW18 VSS[145]
AW2 VSS[146]
AW22 VSS[147]
AW26 VSS[148]
AW28 VSS[149]
AW32 VSS[150]
AW34 VSS[151]
AW36 VSS[152]
AW40 VSS[153]
AW48 VSS[154]
AV11 VSS[155]
AY12 VSS[156]
AY22 VSS[157]
AY28 VSS[158]


UHH
AY4 VSS[159]
AY42 VSS[160]
AY46 VSS[161]
AY8 VSS[162]
B11 VSS[163]
B15 VSS[164]
B18 VSS[165]
B23 VSS[166]
B27 VSS[167]
B31 VSS[168]
B35 VSS[169]
B39 VSS[170]
B7 VSS[171]
F45 VSS[172]
BB12 VSS[173]
BB16 VSS[174]
BB2 VSS[175]
BB20 VSS[176]
BB24 VSS[177]
BB28 VSS[178]
BB38 VSS[179]
BB4 VSS[180]
BB46 VSS[181]
BC14 VSS[182]
BC18 VSS[183]
BC2 VSS[184]
BC22 VSS[185]
BC26 VSS[186]
BC32 VSS[187]
BC34 VSS[188]
BC36 VSS[189]
BC40 VSS[190]
BC42 VSS[191]
BC48 VSS[192]
BD46 VSS[193]
BD5 VSS[194]
BE22 VSS[195]
BE26 VSS[196]
BE32 VSS[197]
BE40 VSS[198]
BF10 VSS[199]
BF12 VSS[200]
BF16 VSS[201]
BF20 VSS[202]
BF22 VSS[203]
BF24 VSS[204]
BF26 VSS[205]
BF28 VSS[206]
BD3 VSS[207]
BF30 VSS[208]
BF38 VSS[209]
BF40 VSS[210]
BF8 VSS[211]
BG17 VSS[212]
BG21 VSS[213]
BG33 VSS[214]
BG44 VSS[215]
BG8 VSS[216]
BH11 VSS[217]
BH15 VSS[218]
BH17 VSS[219]
BH19 VSS[220]
H10 VSS[221]
BH31 VSS[222]
BH33 VSS[223]
BH35 VSS[224]
BH39 VSS[225]
BH43 VSS[226]
BH7 VSS[227]
D3 VSS[228]
D12 VSS[229]
D16 VSS[230]
D18 VSS[231]
D22 VSS[232]
D24 VSS[233]
D26 VSS[234]
D30 VSS[235]
D32 VSS[236]
D34 VSS[237]
D38 VSS[238]
D42 VSS[239]
D8 VSS[240]
E18 VSS[241]
E26 VSS[242]
E18 VSS[243]
E26 VSS[244]
G18 VSS[245]
G20 VSS[246]
G22 VSS[247]
G28 VSS[248]
G38 VSS[249]
G48 VSS[250]
H12 VSS[251]
H18 VSS[252]
H22 VSS[253]
H24 VSS[254]
H26 VSS[255]
H30 VSS[256]
H32 VSS[257]
H34 VSS[258]
F3 VSS[259]
H46 VSS[260]
K18 VSS[261]
K26 VSS[262]
K38 VSS[263]
K46 VSS[264]
K7 VSS[265]
L18 VSS[266]
L2 VSS[267]
L26 VSS[268]
L28 VSS[269]
L36 VSS[270]
L48 VSS[271]
M12 VSS[272]
P18 VSS[273]
M18 VSS[274]
M22 VSS[275]
M30 VSS[276]
M32 VSS[277]
M34 VSS[278]
M38 VSS[279]
M4 VSS[280]
M42 VSS[281]
M46 VSS[282]
M48 VSS[283]
M8 VSS[284]
P30 VSS[285]
P38 VSS[286]
P47 VSS[287]
P11 VSS[288]
P18 VSS[289]
P30 VSS[290]
P40 VSS[291]
P43 VSS[292]
P47 VSS[293]
P7 VSS[294]
R2 VSS[295]
R48 VSS[296]
T12 VSS[297]
T31 VSS[298]
T4 VSS[299]
T48 VSS[300]
W34 VSS[301]
T46 VSS[302]
T47 VSS[303]
T8 VSS[304]
V11 VSS[305]
V17 VSS[306]
V26 VSS[307]
V27 VSS[308]
V29 VSS[309]
V31 VSS[310]
V38 VSS[311]
V39 VSS[312]
V43 VSS[313]
W7 VSS[314]
W17 VSS[315]
W19 VSS[316]
W2 VSS[317]
W27 VSS[318]
W48 VSS[319]
Y12 VSS[320]
Y4 VSS[321]
Y42 VSS[322]
Y46 VSS[323]
Y8 VSS[324]
Y24 VSS[325]
Y24 VSS[326]
Y24 VSS[327]
Y24 VSS[328]
Y24 VSS[329]
Y24 VSS[330]
Y24 VSS[331]
Y24 VSS[332]
Y24 VSS[333]
Y24 VSS[334]
Y24 VSS[335]
Y24 VSS[336]
Y24 VSS[337]
Y24 VSS[338]
Y24 VSS[339]
Y24 VSS[340]
Y24 VSS[341]
Y24 VSS[342]
Y24 VSS[343]
Y24 VSS[344]
Y24 VSS[345]
Y24 VSS[346]
Y24 VSS[347]
Y24 VSS[348]
Y24 VSS[349]
Y24 VSS[350]
Y24 VSS[351]
Y24 VSS[352]

BD82PPSM-QNH-N-A0_BGA989-D




+3VSDGPU
 10k
 3030A
 6
 EC_SMB_CK2 (15,23,41,43,46,47,53)
 N66D0LDW-7 SOT363-6-D
 +3VSDGPU
 10k
 3030B
 4
 3
 EC_SMB_DA2 (15,23,41,43,46,47,53)
 N66D0LDW-7 SOT363-6-D






VGA Thermal Sensor ADM1032ARMZ

Closed to GPU






MULTI LEVEL STRAPS



For N13P-GT strap table


GPU	Freq.	Memory Size	Memory Config	ROM_SCLK	ROM_SI	ROM_SO	STRAP0	STRAP1 (PCle driving)	STRAP2 (ES PH20K)	STRAP3	STRAP4
N13P-GT	2500 Mhz	64M* 16* 8 1GB	Samsung SA00003RS0L	PH 5K	PL 45.3K SD03445328L	PH 10K	PH 45K	PL 45K	PL 10K	PL 25K	PL 10K
N13P-GT	2500 Mhz	64M* 16* 8 1GB	Hynix SA00003WL0L	PH 5K	PL 34.8K SD03434828L	PH 10K	PH 45K	PL 45K	PL 10K	PL 25K	PL 10K
N13P-GT	2500 Mhz	128M* 16* 8 2GB	Samsung SA000048E0L	PH 5K	PL 30.1K SD03430128L	PH 10K	PH 45K	PL 45K	PL 10K	PL 25K	PL 10K
N13P-GT	2500 Mhz	128M* 16* 8 2GB	Hynix SA00004GD0L	PH 5K	PL 24.9K SD03424928L	PH 10K	PH 45K	PL 45K	PL 10K	PL 25K	PL 10K






SEQUENCE


GPU Power Up Power Rail Sequence



GPU Power Down Sequence






GPU Power Up Sub-system Sequence




GPU Power Up Sub-system Sequence

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N13P (4/10) POWER & GND Document Number LA-8381P Date: Thursday, January 12, 2012 Sheet 25 of 63
Size	C	Rev	0.1	


VRAM Interface



N13P-PES-A1_FCBGA008




N13P-PES-A1_FCBGA008




N13P-PES-A1_FCBGA008


Memory Partition A - Lower 32 bits




Memory Partition A - Upper 32 bits




Memory Partition C - Lower 32 bits












Memory Partition C - Upper 32 bits



+3VS to +3VSDGPU




+1.05V to +1.05VSDGPU Transfer




Security Classification	Compal Secret Data			Compal Electronics, Inc. <i>N13P (10/10) DC/DC interface</i>		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-8381P	1.0
				Date:	Thursday, January 12, 2012	Sheet 31 of 63


+5VALW to +5VS








+3VALW to +3VS



+3VALW to +3V_PCH




+1.5V to +1.5V_CPU_VDDQ




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-8381P	Rev 1.0
Date: Thursday, January 12, 2012				Sheet 32 of 63	








LCD POWER



LVDS Conn.




LCD Backlight Selector



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8381P
Date: Thursday, January 12, 2012				Sheet 33 of 63

CRT




X76 BOM option table


PARADE:
U5 = SA000042M00
C2018 = SE00000888L (2.2uF_0402)
R2633 = SD02800008L
Other = NC*

TI:
U5 = SA000042K0L
C2018 = SE000000K8L (1uF_0402)
R2641 = SD02800008L
R2642 = SD02800008L
Other = NC*







PERICOM:
U5 = SA000042N0L
R2526 = SD02847018L (4.7K_0402)
R2631 = SD02847018L (4.7K_0402)
Other = NC*



DP Redriver







DP Re-Driver config




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/06/02	Deciphered Date
2012/06/02		
Size	Document Number	Rev
C	LA-8381P	1.0
Date	Thursday, January 12, 2012	Sheet 35 of 63

X76 BOM option table	
PARADE:	
UV2	= SA00003V000
R1896	= SD03449908L (499 ohm)
C1822	= SE00000888L (2.2U 6.3V)
R1904	= SD02847018L (4.7K ohm)
R2635	= SD02800008L (0 ohm)
Other	= NC*
PERICOM:	
UV2	= SA000005K000
R1896	= SD02847018L (4.7K ohm)
C1822	= SD02847018L (4.7K ohm)
R2566	= SD02847018L (4.7K ohm)
R2568	= SD02847018L (4.7K ohm)
R2569	= SD02847018L (4.7K ohm)
R2639	= SD02847018L (4.7K ohm)
R2564	= SD02800008L (0 ohm)
R2565	= SD02800008L (0 ohm)
R2567	= SD02800008L (0 ohm)
R2640	= SD02800008L (0 ohm)
Other	= NC*




PCH/GPU AUX&LANE SW for DMC




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2011/06/02	Deciphered Date		2012/06/02			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				
				DMC MUX/Redriver				
				Size C	Document Number		Rev 1.0	
				LA-8381P				
Date:		Thursday, January 12, 2012		Sheet	37	of 63		

X76 BOM option table	
PERICOM (PI3EQX6741):	
U637 = SA00004H100	
RS318 = SD02800008L (0 ohm)	
Other = NC*	
PARADE (PS8520B):	
U637 = SA00004WF00	
RS317 = SD02800008L (0 ohm)	
RS320 = SD02800008L (0 ohm)	
RS321 = SD02800008L (0 ohm)	
Other = NC*	
TI (SN75LVCP601RTJR):	
U637 = SA00003ZX0L	
RS310 = SD02800008L (0 ohm)	
RS318 = SD02800008L (0 ohm)	
RS320 = SD02800008L (0 ohm)	
RS321 = SD02800008L (0 ohm)	
Other = NC*	


m-SATA ReDriver




BlueTooth




To DMC PCB connector









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/02		Title	
Deciphered Date		2012/06/02		Mini Card -WLAN / DMC / BT	
Document Number		LA-8381P		Rev	
Date		Thursday, January 12, 2012		Sheet	
38		of		63	








Int. Speaker Connector




Power share


CB	Function
L	auto detection charger identification active
H	DP/DM=TDP/TDM







System Thermal Sensor 1



System Thermal Sensor 2




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	USB conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-8381P	1.0
				Date:	Thursday, January 12, 2012	Sheet 43 of 63




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>					
Issued Date		2011/06/02	Deciphered Date	2012/06/02		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						USB conn.			
						Size	Document Number		Rev
						LA-8381P	1.0		
Date:		Thursday, January 12, 2012		Sheet	44	of	63		

Free Fall Sensor



Item4_X03							Item4_X03							
SATA PTX DRX P2 RP	RS35	2	SHORT	1	0	M02 5%-D	SATA PTX DRX P2 B	RS36	2	SHORT	1	0	M02 5%-D	SATA PTX DRX P2 C
SATA PTX DRX N2 RP	R537	2	SHORT	1	0	M02 5%-D	SATA PTX DRX N2 B	R538	2	SHORT	1	0	M02 5%-D	SATA PTX DRX N2 C
SATA PRX DTX N2	RS41	2	SHORT	1	0	M02 5%-D	SATA PRX DTX N2 B	RS42	2	SHORT	1	0	M02 5%-D	SATA PRX DTX N2 C
SATA PRX DTX P2	RS49	2	SHORT	1	0	M02 5%-D	SATA PRX DTX P2 B	RS40	2	SHORT	1	0	M02 5%-D	SATA PRX DTX P2 C


SATA ODD Conn.




Power Button






- 1Mb SPI ROM







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF IBM CORPORATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			EC ENE-KB930/ ENE3810	
			Size	Document Number
			LA-8381P	




Reference	AD2	AD1	AD0	MAX7313
U605	0	1	0	L/R Headlight , Logo, TP
U608	0	1	1	Num, CAP , SCR EJECT, REV, PLAY/PAUSE FFWD, Vol_DWN, Vol_UP Wireless ON/OFF AWCC Button Alien Adrenaline Power Button Eyes Power Button Rim




Touchpad LED CONN




Indicator CONN



LOGO Board CONN



PWR BTN Board CONN



K/B Backlight

Component	Value
R1605	4.7K_0402_1%-D
R1606	4.7K_0402_1%-D
R1607	4.7K_0402_1%-D
R1608	4.7K_0402_1%-D
R1609	4.7K_0402_1%-D
R1610	4.7K_0402_1%-D
R1611	4.7K_0402_1%-D
R1612	4.7K_0402_1%-D
R1613	4.7K_0402_1%-D
R1614	4.7K_0402_1%-D
R1615	4.7K_0402_1%-D
R1616	4.7K_0402_1%-D
R1617	4.7K_0402_1%-D
R1618	4.7K_0402_1%-D
R1619	4.7K_0402_1%-D
R1620	4.7K_0402_1%-D
R1621	4.7K_0402_1%-D
R1622	4.7K_0402_1%-D
R1623	4.7K_0402_1%-D
R1624	4.7K_0402_1%-D
R1625	4.7K_0402_1%-D
R1626	4.7K_0402_1%-D
R1627	4.7K_0402_1%-D
R1628	4.7K_0402_1%-D
R1629	4.7K_0402_1%-D
R1630	4.7K_0402_1%-D
R1631	4.7K_0402_1%-D
R1632	4.7K_0402_1%-D
R1633	4.7K_0402_1%-D
R1634	4.7K_0402_1%-D
R1635	4.7K_0402_1%-D
R1636	4.7K_0402_1%-D
R1637	4.7K_0402_1%-D
R1638	4.7K_0402_1%-D
R1639	4.7K_0402_1%-D
R1640	4.7K_0402_1%-D
R1641	4.7K_0402_1%-D
R1642	4.7K_0402_1%-D
R1643	4.7K_0402_1%-D
R1644	4.7K_0402_1%-D
R1645	4.7K_0402_1%-D
R1646	4.7K_0402_1%-D
R1647	4.7K_0402_1%-D
R1648	4.7K_0402_1%-D
R1649	4.7K_0402_1%-D
R1650	4.7K_0402_1%-D
R1651	4.7K_0402_1%-D
R1652	4.7K_0402_1%-D
R1653	4.7K_0402_1%-D
R1654	4.7K_0402_1%-D
R1655	4.7K_0402_1%-D
R1656	4.7K_0402_1%-D
R1657	4.7K_0402_1%-D
R1658	4.7K_0402_1%-D
R1659	4.7K_0402_1%-D
R1660	4.7K_0402_1%-D
R1661	4.7K_0402_1%-D
R1662	4.7K_0402_1%-D
R1663	4.7K_0402_1%-D
R1664	4.7K_0402_1%-D
R1665	4.7K_0402_1%-D
R1666	4.7K_0402_1%-D
R1667	4.7K_0402_1%-D
R1668	4.7K_0402_1%-D
R1669	4.7K_0402_1%-D
R1670	4.7K_0402_1%-D
R1671	4.7K_0402_1%-D
R1672	4.7K_0402_1%-D
R1673	4.7K_0402_1%-D
R1674	4.7K_0402_1%-D
R1675	4.7K_0402_1%-D
R1676	4.7K_0402_1%-D
R1677	4.7K_0402_1%-D
R1678	4.7K_0402_1%-D
R1679	4.7K_0402_1%-D
R1680	4.7K_0402_1%-D
R1681	4.7K_0402_1%-D
R1682	4.7K_0402_1%-D
R1683	4.7K_0402_1%-D
R1684	4.7K_0402_1%-D
R1685	4.7K_0402_1%-D
R1686	4.7K_0402_1%-D
R1687	4.7K_0402_1%-D
R1688	4.7K_0402_1%-D
R1689	4.7K_0402_1%-D
R1690	4.7K_0402_1%-D
R1691	4.7K_0402_1%-D
R1692	4.7K_0402_1%-D
R1693	4.7K_0402_1%-D
R1694	4.7K_0402_1%-D
R1695	4.7K_0402_1%-D
R1696	4.7K_0402_1%-D
R1697	4.7K_0402_1%-D
R1698	4.7K_0402_1%-D
R1699	4.7K_0402_1%-D
R1700	4.7K_0402_1%-D

MAX7313ATG+T_QFN24_4X4

KB_LED_R1_DRV# A# (46)

KB_LED_R1_DRV

KB_LED_R2_DRV# A# (46)

KB_LED_R2_DRV

KB_LED_R3_DRV# A# (46)

KB_LED_R3_DRV

KB_LED_R4_DRV# A# (46)

KB_LED_R4_DRV

KB_LED_G1_DRV# A# (46)

KB_LED_G1_DRV

KB_LED_G2_DRV# A# (46)

KB_LED_G2_DRV

KB_LED_G3_DRV# A# (46)

KB_LED_G3_DRV

KB_LED_G4_DRV# A# (46)

KB_LED_G4_DRV

KB_LED_B1_DRV# A# (46)

KB_LED_B1_DRV

KB_LED_B2_DRV# A# (46)

KB_LED_B2_DRV

KB_LED_B3_DRV# A# (46)


KB_LED_B3_DRV

KB_LED_B4_DRV# A# (46)


KB_LED_B4_DRV

Security Classification: Compal Secret Data




Issued Date: 2011/0



Power block




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	POWER BLOCK DIAGRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6801P
				Date	Thursday, January 12, 2012
				Sheet	51 of 63
				Rev	1.0



Iada=0~7.693A (150W/19.5V=7.693A)

ADP_I = 19.9*Iadapter*Rsense

CP = 90%*Iada ; CP = 6.92A




CP mode
 $I_{input} = (1/0.02) (0.05 \cdot V_{ac1m} / 2.39 + 0.05)$
 $V_{ac1m} = 2.39 \cdot ((6.98K / 152K) / ((11.5K / 152K) + (6.98K / 152K)))$

CC=3.3A
 $I_{REF} = 1 \cdot I_{charge}$
 $I_{REF} = 0.25V \sim 3.3V$


BATT Type	Charging Voltage (0x15)	CV mode
Normal 4S LI-ON Cells	14800mV	14.80V

CHGVADJ	CV mode
0V	3.99V per cell
1.93V	4.2V per cell
3.3V	4.35V per cell




3.3VALWP
TDC 11.09A
Peak Current 15.84A
OCP current 20.3A
H/S RDS(on) 12.2m ohm(typ), 15m ohm(max)
L/S RDS(on) 3.6m ohm(typ), 4.5m ohm(max)

5VALWP
TDC 8.43A
Peak Current 12.05A
OCP current 15.6A
H/S RDS(on) 12.2m ohm(typ), 15m ohm(max)
L/S RDS(on) 3.6m ohm(typ), 4.5m ohm(max)




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2011/01/31	Deciphered Date	2012/01/31	Title	3VALWP/SVALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				LA-8381P		
				Date	Thursday, January 12, 2012	




VCCPP
TDC 14.14A
Peak Current 20.20A
OCP current 15.6A
H/S RDS (on) 12.2m ohm (typ) , 15m ohm (max)
L/S RDS (on) 2.7m ohm (typ) , 3.3m ohm (max)


Due to remove VENTURA fun,
so delete PR401.




1.8VSP
TDC 1.08 A
Peak Current 1.55 A
OCP current 4.5 A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/01/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-8381P
				Rev
				1.0
				Date: Thursday, January 12, 2012
				Sheet 56 of 63








PJP30 battery connector





SMART Battery:

- 11.BAT+
- 10.BAT+
- 9.BAT+
- 8.ID
- 7.B/I
- 6.TS
- 5.SMD
- 4.SMC
- 3.GND
- 2.GND
- 1.GND

Battery Connect/OTP

PH1 under CPU bottom side :
 CPU thermal protection at 90 degree C
 Recovery at 50 degree C





Below is 458544_CRV_PDDG_0.8 Table 5-6.

Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	61	PROCESSOR DECOUPLIN	11/09/9	COMPAL	Based on NVIDA check data to reduce VGA cap Q'ty	Remove PC1290-PC1293, PC1310,PC1312, PC1316.	0.1
2	55					Add PC1322, PC1323	0.1
3	58	+VGA_CORE	11/09/9	COMPAL	EE request	Add H_DPRS LPVR module port	0.1
4	51						
5	50						
6	54						
7	51						
8	55						
9	56						
10	51						
11	54						
12	56						
13	57						
14	57						
15	57						
16	58						
17	57						
18	52						
19	59						
20	50						
21	51						
22	53						
23	53						
24	51						
25	50						
26	54						
27	55						
28	51						
29	52						
30	58						
31	51						

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/01/31	Deciphered Date	2012/01/31		Title	
						PWR-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev
							0.1
Date:					Thursday, January 12, 2012	Sheet	62 of 63

