

Essentials Oak 14 Schematic

Chief River

2012-09-05

REV : A00

DY : None Installed

UMA: UMA only installed


OPS: DISCRTE OPTIMUS installed

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cover Page			
Size A3	Document Number OAK14 Chief River DIS		Rev A00
Date: Wednesday, September 05, 2012 Sheet 1 of 105			

Project code: 91.4WT01.001
91.4XP01.001
PCB P/N : 12204
Revision: A00

Oak14 Block Diagram



CHARGER		
BQ24727		40
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC		
TPS51225		41
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5	
	5V_AUX_S5	
	5V_S5	
	3D3V_S5	
CPU Core/NB Power		
ISL95833		42~44
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
	VCC_GFXCORE	
DDR3 SUS		
TPS51216		46
INPUTS	OUTPUTS	
DCBATOUT	1D5V_S3	
DDR3 VTT		
TPS51216		46
INPUTS	OUTPUTS	
DCBATOUT	0D75V_S0	
CPU VCCP_CPU		
TPS51219		45
INPUTS	OUTPUTS	
DCBATOUT	1D05V_S0	
Intel PCH 1D8V_S0		
SYW231		47
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S0	
Intel CPU VCCSA		
TPS51463		48
INPUTS	OUTPUTS	
5V_S5	0D85V_S0	
Nvidia VGA_CORE		
ADP3211MNR2G		92
INPUTS	OUTPUTS	
DCBATOUT	VGA_CORE	

Switches		
36		93
INPUTS	OUTPUTS	
1D5V_S3	1D5V_S0	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
VCCP_CPU	1D05V_VGA_S0	
3D3V_S0	3D3V_VGA_S0	
1D5V_S3	1D5V_VGA_S0	

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

Chief River Schematic Checklist Revision 1.5

Power Plane

Chief River Schematic Checklist Revision 1.5

PCIE Routing

USB Table

SATA Table	
0	0
0	1
0	2
0	3
0	4
0	5
0	6
0	7
0	8
0	9
0	10
0	11
0	12
0	13
0	14
0	15
0	16
0	17
0	18
0	19
0	20
0	21
0	22
0	23
0	24
0	25
0	26
0	27
0	28
0	29
0	30
0	31
0	32
0	33
0	34
0	35
0	36
0	37
0	38
0	39
0	40
0	41
0	42
0	43
0	44
0	45
0	46
0	47
0	48
0	49
0	50
0	51
0	52
0	53
0	54
0	55
0	56
0	57
0	58
0	59
0	60
0	61
0	62
0	63
0	64
0	65
0	66
0	67
0	68
0	69
0	70
0	71
0	72
0	73
0	74
0	75
0	76
0	77
0	78
0	79
0	80
0	81
0	82
0	83
0	84
0	85
0	86
0	87
0	88
0	89
0	90
0	91
0	92
0	93
0	94
0	95
0	96
0	97
0	98
0	99
0	100
0	101
0	102
0	103
0	104
0	105
0	106
0	107
0	108
0	109
0	110
0	111
0	112
0	113
0	114
0	115
0	116
0	117
0	118
0	119
0	120
0	121
0	122
0	123
0	124
0	125
0	126
0	127
0	128
0	129
0	130
0	131
0	132
0	133
0	134
0	135
0	136
0	137
0	138
0	139
0	140
0	141
0	142
0	143
0	144
0	145
0	146
0	147
0	148
0	149
0	150
0	151
0	152
0	153
0	154
0	155
0	156
0	157
0	158
0	159
0	160
0	161
0	162
0	163
0	164
0	165
0	166
0	167
0	168
0	169
0	170
0	171
0	172
0	173
0	174
0	175
0	176
0	177
0	178
0	179
0	180

M14 DIS


SSID = CPU

Layout Note:
DMI trace length 2000~8000mil

Layout Note:
FDI trace length 2000~6500mil


Layout Note:
Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

Layout Note:
Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.




Note:
PEG with reversal type.

SSID = CPU



SSID = CPU



M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDR)Size
A3

Document Number	
-----------------	--

OAK14 Chief River DIS

Rev	A00
-----	------------



Date: Wednesday, September 05, 2012

Sheet 6 of 105

Date: Wednesday, September 26, 2012	
-------------------------------------	--


Sheet 6 of 105

SSID = CPU





PEG Static Lane Reversal	
CFG[2]	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG[4]	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: 1x16 PCI Express 10: 2 x8 - PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express

SSID = CPU



VCCPQ Output Decoupling CAP Recommendation:
1 x 1 uF (0402)

Layout Note:
R803, R804, R805 need close to CPU
Alert# signal must be routed between the Clock and Data lines to reduce the cross talk between them

Need place Pull Hi at IMVP page


Layout Note:
1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing

Layout Note:
1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing

Voltage Rail	Voltage (V)	Iccmax (A)
VCC_CORE	0.9~1.52	33
VAXG	0~1.52	29 (GT2)
VCCIO	1.05	8.5
VDDQ	1.5	5
VCCSA	0.675~0.9	4
VCCPLL	1.8	1.2



Refer to CPU EDS V.1.7.5

SSID = CPU



VCCSA Power Select		
Voltage(ULV)	VID[0]	VID[1]
0.9	0	0
0.85	0	1
0.775	1	0
0.75	1	1

SSID = CPU



M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (VSS)**

Size A3 Document Number **OAK14 Chief River DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 10 of 105

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date:	Wednesday, September 05, 2012	Sheet	11	of	105
-------	-------------------------------	-------	----	----	-----

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 12 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserved)

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 13 of 105
-------------------------------------	-----------------

SSID = MEMORY



(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 16 of 105
-------------------------------------	-----------------



SSID = PCH



Layout Note:
Place near PCH;
trace to trace spacing=20mil

Layout Note:
LVDS signal trace
length max 4000mil

Layout Note:
Place near PCH;
trace to trace spacing=30mil




Layout Note:
Close HDMI port

Layout Note:
HDMI trace length to DC CAP. max 10000mil

M14 DIS

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title PCH (LVDS/CRT/DDI)			
Size A3	Document Number	Rev	
	OAK14 Chief River DIS	A00	
Date: Wednesday, September 05, 2012	Sheet 17	of 105	

SSID = PCH



USB3.0/2.0 Mapping Table






USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

Boot Bios Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)

Al6 Swap Override jumper

PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default
-----------	---

Layout Note:
Trace Length :
PCH ~9000mil~~Cap~~1000mil~~CONN



USB Table

Pair	Device
0	USB3.0 port2
1	USB3.0 port1, with Debug Port
2	USB2.0 port3
3	NC
4	NC
5	Touch Panel
6	HM76 NC
7	HM76 NC
8	NC
9	NC
10	Card reader
11	WLAN
12	NC
13	CAMERA

1. USB Ext. port 9 (HS) External debug port use on Chief River platform.
2. 2011 July; Microsoft will support USB3.0 debug--> Port1 useable.

Layout Note:

1. USBRBIAS/# use 50ohm single-ended impedance spacing to other signal=15mil
2. Length < 500mil

M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**


Size A3 Document Number **DNE40 14 CR DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 18 of 105




SSID = PCH

Layout Note:

DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



reserve for EMI Request

M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: **PCH (DM I/FDI/PM)**

Size A3 Document Number **DNE40 14 CR DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 19 of 105


SSID = PCH

S5 power rail CLKREQ#:
PCIECLKRQ[0]#
PCIECLKRQ[7:3]#



Layout Note:
Layout trace < 14000mil

S0 power rail CLKREQ#:
PCIECLKRQ[2:1]#




Layout Note:
CLKOUT termination
place close to PCH <500mil

Layout Note:
Layout trace < 14000mil


Controller Link

CLOCKS






Layout Note:
Can Place Far away PCH

Layout Note:
CLKOUT termination
place close to PCH <500mil



Layout Note:
1500mil < Layout trace < 10000mil



BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
UMA	1	0
Optimus (NV)	1	1


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size A3 Document Number: **OAK14 Chief River DIS** Rev: **A00**









Date: Wednesday, September 05, 2012 Sheet 20 of 105

SSID = PCH



M14 DIS			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PCH (SPI/RTC/LPC/SATA/IHDA)			
Size	Document Number	Rev	
A3		A00	
OAK14 Chief River DIS			
Date:	Wednesday, September 05, 2012	Sheet	21 of 105

SSID = PCH



NCTF TEST PIN:
A4, A44, A45, A46, A5, A6, B3, B47,
BD1, BD49, BD7, BD9, BF1, BE49,
B45, B46, B45, B45, C2, C28, D1,
D49, E1, E49, F1, F49

GPIO

NCTF

CPU/MISC

Layout Note:

Check these four balls are connected firstly, then to GND

PLL ON DIE VR ENABLE

GPIO28 (PLL_ODVR_EN)	Weakly internal pull up 20k. High - Enable LOW - Disable
-------------------------	--

M14 DIS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (GPIO/CPU)

Size A3

Document Number

OAK14 Chief River DIS


Date: Wednesday, September 05, 2012

Sheet 22 of 105

Rev

A00

SSID = PCH



Voltage Rail	Voltage (V)	Iccmax (A)
V_PROC_IO	1.05/1.0	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccClkDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to chipset EDS V.1.8


check

M14 DIS



Title			PCH (POWER1)		
Size	Document Number	OAK14 Chief River DIS			Rev
A3					A00
Date:	Wednesday, September 05, 2012	Sheet	23	of	105

SSID = PCH



SSID = PCH

PCH1H			8 OF 10
H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK9
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL21
AB5	VSS11	VSS90	AL23
AB7	VSS12	VSS91	AL26
AC19	VSS13	VSS92	AL27
AC2	VSS14	VSS93	AL31
AC21	VSS15	VSS94	AL33
AC24	VSS16	VSS95	AL34
AC33	VSS17	VSS96	AL48
AC34	VSS18	VSS97	AM11
AC48	VSS19	VSS98	AM14
AD10	VSS20	VSS99	AM36
AD11	VSS21	VSS100	AM39
AD12	VSS22	VSS101	AM43
AD13	VSS23	VSS102	AM45
AD19	VSS24	VSS103	AM46
AD24	VSS25	AM7	
AD26	VSS26	VSS104	AN2
AD27	VSS27	VSS105	AN29
AD33	VSS28	VSS106	AN3
AD34	VSS29	VSS107	AN31
AD36	VSS30	VSS108	AP12
AD37	VSS31	VSS109	AP19
AD38	VSS32	VSS110	AP28
AD39	VSS33	VSS111	AP30
AD4	VSS34	VSS112	AP32
AD40	VSS35	VSS113	AP38
AD42	VSS36	VSS114	AP4
AD43	VSS37	VSS115	AP42
AD45	VSS38	VSS116	AP46
AD46	VSS39	VSS117	AP8
AD8	VSS40	VSS118	AR2
AE2	VSS41	VSS119	AR48
AE3	VSS42	VSS120	AT11
AE10	VSS43	VSS121	AT13
AE12	VSS44	VSS122	AT18
AD14	VSS45	VSS123	AT22
AD16	VSS46	VSS124	AT26
AE16	VSS47	VSS125	AT28
AF19	VSS48	VSS126	AT30
AF24	VSS49	VSS127	AT32
AF26	VSS50	VSS128	AT34
AF27	VSS51	VSS129	AT39
AF29	VSS52	VSS130	AT42
AF31	VSS53	VSS131	AT46
AF38	VSS54	VSS132	AT7
AF4	VSS55	VSS133	AT7
AF42	VSS56	VSS134	AU24
AF46	VSS57	VSS135	AU30
AF5	VSS58	VSS136	AV16
AF7	VSS59	VSS137	AV20
AF8	VSS60	VSS138	AV24
AG19	VSS61	VSS139	AV30
AG2	VSS62	VSS140	AV38
AG31	VSS63	VSS141	AV4
AG48	VSS64	VSS142	AV43
AH11	VSS65	VSS143	AV8
AH3	VSS66	VSS144	AW14
AH36	VSS67	VSS145	AW18
AH39	VSS68	VSS146	AW2
AH40	VSS69	VSS147	AW22
AH42	VSS70	VSS148	AW26
AH46	VSS71	VSS149	AW28
AH7	VSS72	VSS150	AW34
AJ19	VSS73	VSS151	AW36
AJ21	VSS74	VSS152	AW40
AJ24	VSS75	VSS153	AW48
AJ33	VSS76	VSS154	AV11
AJ34	VSS77	VSS155	AY12
AK12	VSS78	VSS156	AY22
AK3	VSS79	VSS157	AY28
		VSS158	

PANTHER-GP-NF
71.PANTH.00U



PCH1I 9 OF 10

AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
B11	VSS162	VSS262	K39
B15	VSS163	VSS263	K46
B19	VSS164	VSS264	K7
B23	VSS165	VSS265	L18
B27	VSS166	VSS266	L2
B31	VSS167	VSS267	L20
B35	VSS168	VSS268	L26
B39	VSS169	VSS269	L28
B7	VSS170	VSS270	L36
F45	VSS171	VSS271	L48
BB12	VSS172	VSS272	M12
BB16	VSS173	VSS273	M16
BB20	VSS174	VSS274	M18
BB22	VSS175	VSS275	M22
BB24	VSS176	VSS276	M30
BB28	VSS177	VSS277	M32
BB30	VSS178	VSS278	M34
BB38	VSS179	VSS279	M38
BB4	VSS180	VSS280	M4
BB46	VSS181	VSS281	M42
BC14	VSS182	VSS282	M46
BC18	VSS183	VSS283	M8
BC2	VSS184	VSS284	N18
BC22	VSS185	VSS285	P30
BC26	VSS186	VSS286	N47
BC32	VSS187	VSS287	P11
BC34	VSS188	VSS288	P18
BC36	VSS189	VSS289	T33
BC40	VSS190	VSS290	P40
BC42	VSS191	VSS291	P43
BC48	VSS192	VSS292	P47
BD46	VSS193	VSS293	P7
BD5	VSS194	VSS294	R2
BE22	VSS195	VSS295	R48
BE26	VSS196	VSS296	T12
BE40	VSS197	VSS297	T31
BF10	VSS198	VSS298	T37
BF12	VSS199	VSS299	T4
BF16	VSS200	VSS300	W34
BF20	VSS201	VSS301	T46
BF22	VSS202	VSS302	T47
BF24	VSS203	VSS303	T8
BF26	VSS204	VSS304	V11
BF28	VSS205	VSS305	V17
BF3	VSS206	VSS306	V26
BF30	VSS207	VSS307	V27
BF38	VSS208	VSS308	V29
BF40	VSS209	VSS309	V31
BF8	VSS210	VSS310	V36
BG17	VSS211	VSS311	V39
BG21	VSS212	VSS312	V43
BG33	VSS213	VSS313	V7
BG44	VSS214	VSS314	W17
BG8	VSS215	VSS315	W19
BH11	VSS216	VSS316	W2
BH15	VSS217	VSS317	W27
BH17	VSS218	VSS318	W48
BH19	VSS219	VSS319	Y12
H10	VSS220	VSS320	Y38
BH27	VSS221	VSS321	Y4
BH31	VSS222	VSS322	Y42
BH33	VSS223	VSS323	Y46
BH35	VSS224	VSS324	Y8
BH39	VSS225	VSS325	BG29
BH43	VSS226	VSS326	N24
BH7	VSS227	VSS327	AJ3
D3	VSS228	VSS328	AD47
D12	VSS229	VSS329	B43
D16	VSS230	VSS330	BE10
D18	VSS231	VSS331	BG41
D22	VSS232	VSS332	G14
D24	VSS233	VSS333	H16
D26	VSS234	VSS334	T36
D30	VSS235	VSS335	BG22
D32	VSS236	VSS336	BG24
D34	VSS237	VSS337	C22
D38	VSS238	VSS338	AP13
D42	VSS239	VSS339	M14
D4	VSS240	VSS340	AP3
E18	VSS241	VSS341	AP1
E26	VSS242	VSS342	BE16
G18	VSS243	VSS343	BC16
G20	VSS244	VSS344	BG28
G26	VSS245	VSS345	BJ28
G28	VSS246	VSS346	
G36	VSS247	VSS347	
G48	VSS248	VSS348	
H12	VSS249	VSS349	
H18	VSS250	VSS350	
H22	VSS251	VSS351	
H24	VSS252	VSS352	
H26	VSS253		
H30	VSS254		
H32	VSS255		
H34	VSS256		
F3	VSS257		
	VSS258		

PANTHER-GP-NF
71.PANTH.00U



M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number	Rev		
A3	OAK14 Chief River DIS	A00		
Date:	Wednesday, September 05, 2012	Sheet	25	of 105

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
OAK14 Chief River DIS


Date: Wednesday, September 05, 2012

Rev
A00

Sheet 26 of 105

SSID = Thermal

Thermal sensor NCT7718W




ALERT# /T CRIT#
Pull-up Resistor


	R7				
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5					
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T CRIT temperature strapping point

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing. and route has to be away from the high noise area.
Put the C2807 2200pF to close the NCT7718W




Fan controller NCT3940S-A



X02 0730 change main source

Fan Connector









M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Thermal NCT7718W/Fan Controller P2793
Size A3 Document Number OAK14 Chief River DIS Rev A00
Date: Wednesday, September 05, 2012 Sheet 28 of 105

SSID = AUDIO



(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00




Date: Wednesday, September 05, 2012	Sheet 30 of 105
-------------------------------------	-----------------

LAN CHIP



1mS < +3D3V_LAN_S5 Rising time (10%~90%) <100mS

40 mils



M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page

LOM

Size
A

Document Number

OAK14 Chief River DIS


Rev	
A00	

Date: Wednesday, September 05, 2012


Sheet	31
-------	----

105

SSID = SDIO



Close U3201



M14 DIS



(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

OAK14 Chief River DIS

Rev

A00

Date: Wednesday, September 05, 2012

Sheet 33 of 105

E

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 34 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved


Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 35 of 105
-------------------------------------	-----------------

SSID = Reset.Suspend



ROSA Run Power



5V_S0

+5V_RUN Consumption
Peak current ?A
Design current ?A

3D3V_S0

+3.3V_RUN Consumption
Peak current ?A
Design current ?A

1D5V_S0


+1.5V_RUN Consumption
Peak current ?A
Design current ?A

M14 DIS




Title		
Power Plane Enable		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012	Sheet 36 of 105	


Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
S3 Reduction Circuit		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		
Sheet 37 of 105		

SSID = PWR.Support


Layout Note:
PSID Layout width > 25mil



SSID = PWR.Support



Placement: Close to Batt Connector



83.3X101.011

2nd = 83.BAV99.H11

3rd = 83.00099.M11

83.3X101.011

2nd = 83.BAV99.H11

3rd = 83.00099.M11

83.3X101.011


2nd = 83.BAV99.H11

3rd = 83.00099.M11

M14 DIS


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		BATT CONN	
Title	OAK14 Chief River DIS		
Size A4	Document Number	Rev A00	
Date: Wednesday, September 05, 2012 Sheet 39 of 105			

SSID = CPU.Regulator



M14 DIS

SSID = CPU.Regulator



Iccmax=33A
IccTDC=25A
OCP>40A


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S
O/P cap: CHIP CAP EL 470U 2V 7.3*4.3 ESR=0.0045 3.8Arms Panasonic/79.47719.9BL
H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037
L/S: RJK03K5DPA-00#J5A / 3mohm/3.9mOhm@4.5Vgs/ 84.00035.037

M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
ISL95833 CPU CORE(2/3)
Size C Document Number OAK14 Chief River DIS Rev A00
Date: Wednesday, September 05, 2012 Sheet 43 of 105

```
SSID = CPU.Regulator
```




AXG	Loadline	PR4064
GT1	4.6mohm	237ohm
GT2	3.9mohm	432ohm

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S
O/P cap: CHIP CAP 330U 2V EEPF003331XE 3.5Arms Panasonic/79.33719.20L
H/S: RJK03K36DPA-00#J5A / 10mohm/13mohm@4.5Vgs/ 84.00036.037
L/S: RJK03K36DPA-00#J5A / 4.9mohm/6.1mohm@4.5Vgs/ 84.00033.037

SSID = PWR.Plane.Regulator_1p05v_pch/vccp_cpu

TPS51219 for 1D05V_VTT



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037
L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037


M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51219 1D05V_VTT			
Size	Document Number		Rev
A3	DNE40 14 CR DIS		A00
Date:	Wednesday, September 05, 2012	Sheet 45 of	105

SSID = PWR.Plane.Regulator 1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE

PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOK 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.100
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037
L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037

M14 DIS

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51216 +1.5V SUS

Size

A3

Document Number

OAK14 Chief River DIS

Date

Wednesday, September 05, 2012

Rev

A00

Sheet


46

of

105

SYW231 for 1D8V_S0


D.C. =0.87A
1.29A < OCP <1.52A




$$V_o = 0.6 * (1 + (R1/R2))$$



SSID = VIDEO





Close to LCD connector




Close to LVDS connector

For EMI request




CN Table	
1	Diag_loop
2	USB+
3	USB-
4	3.3V
5	MIC_CLK
6	MIC_GND
7	MIC_SIG
8	DGND

MB Connector		是否接線	Wire (40 PIN)	FFC(40 PIN)
Pin 10	GND	Y	Pin 10(GND 實體線)	Pin 10 GND
Pin 13	GND	Y	Pin 13(GND 實體線)	Pin 13 GND
Pin 16	GND	Y	Pin 16 (GND實體線)	Pin 16 GND
Pin 19	GND	Y	Camera Module Pin 6 DMIC_GND(實體線)	Pin 19 GND
Pin 22	GND	Y	Camera Module Pin 5 AUD_DMIC_CLK	Pin 22 GND
Pin 25	GND	Y	Camera Module Pin 7 AUD_DMIC_IN0	o
Pin 28	GND	Y	Camera Module Pin 8 CCD GND(實體線)	Pin 28 GND
Pin 31	GND	Y	Pin 31 (實體線)	Pin 31 GND
Pin 32	GND	Y	Camera Module Pin 3 USB_CAMERA#	Pin 32 GND
Pin 33	GND	Y	Camera Module Pin 2 USB_CAMERA	Pin 33 GND
Pin 34	3D3V_CAMERA_S0	Y	Camera Module Pin 4 3D3V_CAMERA_S0	NC(0 ohm DY)
PIN	MB Connector	是否接線	PIN	Camera Module Conn
1	DGND	Y	8	DGND
2	USB_CAMERA_C (USB+)	Y	2	USB_CAMERA_C (USB+)
3	USB_CAMERA#_C (USB-)	Y	3	USB_CAMERA#_C (USB-)
4	DMIC_GND	Y	6	DMIC_GND
5	DMIC_CLK_C	Y	5	DMIC_CLK_C
6	DMIC_DATA_C	Y	7	DMIC_DATA_C
7	NC	N	1	NC
8	3D3V_CAMERA_S0	Y	4	3D3V_CAMERA_S0



SSID = VIDEO



Layout Note:

Trace width = 80mil

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size
A3

Document Number
OAK14 Chief River DIS



Date: **Wednesday, September 05, 2012**

Rev
A00


Sheet **50** of **105**

SSID = VIDEO

HDMI Level Shifter



HDMI CONN



(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
OAK14 Chief River DIS

Date: **Wednesday, September 05, 2012**

Rev
A00

Sheet 52 of 105

Reserved

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 53 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved



Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 54 of 105
-------------------------------------	-----------------



SSID = User.Interface

(Blanking)


SATA HDD Connector




ODD Connector



SATA Zero Power ODD




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
 When the drive is powered off, the FET to the MD/DA pin is ON



A00-0408 Add R5606 to pull high 3.3V_S0
 Change pull high to 3.3V_S0

A00-0415 Dummy R5606



M14 DIS

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

SSID = ESATA

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size
A3

Document Number
OAK14 Chief River DIS



Date: **Wednesday, September 05, 2012**

Rev
A00


Sheet 57 of 105

SSID = LOM

LAN TransFormer





RJ45



<Core Design>

SSID = Flash.ROM


SPI Flash ROM(8M) for PCH



Layout Note:

KBC---10"---PCH
KBC---1.5"~6.5"---SPI
PCH---0.5"~6.5"---SPI

SSID = RBATT



M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number



OAK14 Chief River DIS

Rev


A00

Date: Wednesday, September 05, 2012

Sheet 60 of 105




USB3.0 Port1



USB3.0 Port2

Right USB Power x1

Support 2A



M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size

Document Number

OAK14 Chief River DIS










Rev

A00

Date: Wednesday, September 05, 2012

Sheet 61 of 105

SSID = USB



M14 DIS



Title

USB 3.0

Size	A3
------	----

Document Number

OAK14 Chief River DIS

Rev

A00

Date: Wednesday, September 05, 2012

Sheet 62 of 105

1

SSID = USB

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB3.0 PORT

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 63 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 64 of 105
-------------------------------------	-----------------

SSID = Wireless

Mini Card Connector(802.11a/b/g)



M14 DIS



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size

Document Number

OAK14 Chief River DIS

Rev

A00

Date: Wednesday, September 05, 2012

Sheet 65 of 105

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 66 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 67 of 105

SSID = User.Interface


FRONT POWER LED

Low activated from KBC GPIO



Wireless LED


Low activated from KBC GPIO




Place EC6806 near WLED1

SATA HDD LED (White)

Low activated from PCH GPIO




Power button



Battery LED1 (AMBER_LED)

Low active from KBC GPIO



Battery LED2 (WHITE_LED)

Low active from KBC GPIO

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size

Document Number

Rev

OAK14 Chief
Date: Wednesday, September 05, 2012

OAK14 Chief River DIS

A00

Date: Wednesday, September 05, 2012


Sheet 6

of

105


SSID = KBC

Internal Keyboard Connector




SSID = Touch.Pad

Touch Pad Connector



CAP LED Control

LOW acted from KBC GPIO



M14 DIS



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size

Document Number

OAK14 Chief River DIS


Rev

A00

Date: Wednesday, September 05, 2012

Sheet 69 of 105


SSID = User.Interface



M14 DIS


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number OAK14 Chief River DIS		Rev A00
Date: Wednesday, September 05, 2012		Sheet 70 of 105	

SSID = DEBUG PORT



SSID = CPU

CPU XDP



M14 DIS

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A3	Document Number		Rev
	OAK14 Chief River DIS		A00
Date: Wednesday, September 05, 2012		Sheet 71 of	105

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 72 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved



Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 73 of 105
-------------------------------------	-----------------

SSID = SDIO



Close to Socket



M14 DIS



Title			SD/XD/MS/MMC Card CONN		
Size			Document Number		
A3			OAK14 Chief River DIS		
Date: Wednesday, September 05, 2012			Sheet 74 of 105		
Rev			A00		

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
OAK14 Chief River DIS

Rev
A00

Date: Wednesday, September 05, 2012

Sheet 75 of 105

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 76 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 77 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
OAK14 Chief River DIS

Date: **Wednesday, September 05, 2012**

Reserved

Rev
A00

Sheet 78 of 105

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 79 of 105
-------------------------------------	-----------------

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
OAK14 Chief River DIS

Date: **Wednesday, September 05, 2012**

Reserved

Rev
A00

Sheet 80 of 105

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title

Reserved

Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012	Sheet 81 of 105
-------------------------------------	-----------------

SSID = User.Interface



GPU1

5/17 IFPAB

10 GP 17

ALL PINS NC FOR GF117

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

GPU

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD

IFPAB_RST

IFPAB_PLLVDD

IFPAB_IOVDD

IFPAB_IOVDD


IFPAB

GP1014

N13P-GS-A1-GP

71.0N13P.00U

GP






The diagram illustrates the internal architecture of the GPU. At the top, the 'GPU1' block is connected to a '7/17 SFPO' input. Below this, a horizontal bar contains the text 'ALL PINS NC FOR GF117'. The main GPU block is divided into several functional areas:

- IFPD_RSET**: A control signal input on the left side.
- IFPD_PLLVDD**: A power supply input on the left side.
- GPU**: The central processing unit, represented by a large rectangle.
- IFPD**: A block below the GPU, containing a sub-block labeled **IFPD**.
- DIV50MHz**: A clock signal input on the right side.
- DP**: A data port input on the right side.
- IOEXP_IOVDD**: A power supply input at the bottom left.
- GPIOUT**: A general-purpose input/output signal on the bottom right.




Internal connections within the GPU block include:

- IOEXP_SDA** and **IOEXP_SCL** are connected to the **IFPD** block.
- IFPD_AUX**, **IOEXP_SDA#**, and **IFPD_SCL** are connected to the **DP** block.
- IFPD_L2M** and **IFPD_L2** are connected to the **IFPD** block.
- IFPD_L1M** and **IFPD_L1** are connected to the **IFPD** block.
- IFPD_L0M** and **IFPD_L0** are connected to the **IFPD** block.

At the bottom, the text 'N13B-65-A1-GP' and '71.0N13P.000' are displayed.

[illegible][illegible]





N13P-GS1

Strap Pin Name	Logical strapping name bit#1	Logical strapping name bit#2	Logical strapping name bit#3	Logical strapping name bit#4
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TIE_M
ROM_SI	RAM_CFG[2]	RAM_CFG[2]	RAM_CFG[2]	RAM_CFG[2]
ROM_SO	FB[1]	FB[1]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	SGIO_PADCFG[3]	SGIO_PADCFG[2]	SGIO_PADCFG[1]	SGIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SORR_EXPOSED	SORR2_EXPOSED	SORR1_EXPOSED	SORR_EXPOSED
STRAP4	RESERVED	PCISPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

10K ohm pull-up
45K ohm pull-up
5K ohm pull-down
5K ohm pull-down
45K ohm pull-down

GPU	N13P-GS
STRAP 0	PULL UP 45.3K
STRAP 1	PULL DOWN 4.99K
STRAP 2	PULL DOWN 15K
STRAP 3	PULL DOWN 4.99K
STRAP 4	PULL DOWN 45.3K
ROM_SO	PULL UP 10K
ROM_SCLK	PULL UP 4.99K
VRAM	ROM_SI pin
128M*16 DDR3 Samsung K4W2G1646E-BC11	Pull down 24.9K ohm
128M*16 DDR3 Hynix H5TQ2G63DFR-11C	Pull down 30K ohm

Part Reference	Part Number	Value	PCB Footprint
R8621[DIS_ROM_S0]	64.20025.6DL	20K R2F-L-GP	R402H16
R8621	64.15025.6DL	15K R2F-L-GP	R402H16
R8621	64.34825.6DL	34K R2F-L-GP	R402H16
R8621	64.45325.6DL	45K R2F-L-GP	R402H16
R8621	64.30125.6DL	30K R2F-L-GP	R402H16
R8621	64.24925.6DL	24K R2F-L-GP	R402H16

N13M-GSR





Table 4. Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10k Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10k Ω	See Note
STRAP1	RAM_CFG[1]	10k Ω	See Note
STRAP2	RAM_CFG[2]	10k Ω	See Note
STRAP3	RAM_CFG[3]	10k Ω	See Note
STRAP4	PCIE_MAX_SPEED	10k Ω	Pull-down to GND


GPU	N13M-GS				
STRAP 4	PULL DOWN 10K				
ROM_SCLK	PULL DOWN 10K				
ROM_SO	PULL DOWN 10K				
ROM_SI	PULL DOWN 10K				
VRAM	STRAP 0	STRAP 1	STRAP 2	STRAP 3	
128M*16 DDR3 Samsung	PULL UP 10K	PULL UP 10K	PULL DOWN 10K	PULL UP 10K	0xB
128M*16 DDR3 Hynix	PULL DOWN 10K	PULL DOWN 10K	PULL UP 10K	PULL UP 10K	0xC
256M*16 DDR3 Samsung	PULL UP 10K	PULL DOWN 10K	PULL DOWN 10K	PULL DOWN 10K	0x1
256M*16 DDR3 Micron	PULL UP 10K	PULL DOWN 10K	PULL UP 10K	PULL DOWN 10K	0x5

4/9 update GPU strapping

N13P-GS : 27A



XVDD_1~38
NC : N13P-GL



M14 DIS




DELL Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU DPPWR/GND(5/5)**

Size: Document Number
Custom: **OAK14 Chief River DIS** Rev: **A00**

Date: Wednesday, September 05, 2012 Sheet: 87 of 105

Frame Buffer Patition A-Lower Half



M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU-VRAM1,2 (1/4)**

Size A3 Document Number **OAK14 Chief River DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 88 of 105

Frame Buffer Partition A-Upper Half

The diagram illustrates the Frame Buffer Partition A-Upper Half, showing two identical circuit blocks for VRAM3 and VRAM4. Each block includes a 105V_VGA_S0 input, a 243R2F-2-GP resistor, and a 72.41646.00U component. The diagram shows connections for various signals including FBA_D, FBA_DQS, FBA_CMD, FBA_CLK, FBA_DOM, and FBA_CAS. It also includes a detailed pinout for the K4W4G1646B-HC11-GP component.

VRAM3 Pinout:

- K8: VDD
- K2: VDD
- N1: VDD
- R9: VDD
- B2: VDD
- D9: VDD
- G7: VDD
- R1: VDD
- N9: VDD
- A8: VDDQ
- A1: VDDQ
- C1: VDDQ
- C9: VDDQ
- D2: VDDQ
- E9: VDDQ
- F1: VDDQ
- H9: VDDQ
- H2: VDDQ
- H1: VREFDQ
- M8: VREFCA
- L8: VRAM3 VREF
- L3: VRAM4 VREF
- L8: VRAM3 ZQ
- N3: A0
- P7: A1
- A2: A2
- N2: A3
- P8: A4
- P2: A5
- R8: A6
- R2: A7
- T8: A8
- B3: A9
- L7: A10/AP
- R7: A11
- N7: A12/BC#
- T3: A13
- A14: A14
- M2: BA0
- N8: BA1
- M3: BA2
- J7: CK
- K7: CK#
- K9: CKE
- D3: DMU
- E7: DML
- L3: WE#
- K3: CAS#
- J3: RAS#
- J8: VSS
- M1: VSS
- M9: VSS
- J2: VSS
- P9: VSS
- G8: VSS
- B3: VSS
- T1: VSS
- A9: VSS
- T9: VSS
- E1: VSS
- P1: VSS
- G1: VSSQ
- F9: VSSQ
- E8: VSSQ
- E2: VSSQ
- D8: VSSQ
- D1: VSSQ
- B9: VSSQ
- B1: VSSQ
- G9: VSSQ

VRAM4 Pinout:

- K8: VDD
- K2: VDD
- N1: VDD
- R9: VDD
- B2: VDD
- D9: VDD
- G7: VDD
- R1: VDD
- N9: VDD
- A8: VDDQ
- A1: VDDQ
- C1: VDDQ
- C9: VDDQ
- D2: VDDQ
- E9: VDDQ
- F1: VDDQ
- H9: VDDQ
- H2: VDDQ
- H1: VREFDQ
- M8: VREFCA
- L8: VRAM4 VREF
- L3: VRAM3 VREF
- L8: VRAM4 ZQ
- N3: A0
- P7: A1
- A2: A2
- N2: A3
- P8: A4
- P2: A5
- R8: A6
- R2: A7
- T8: A8
- B3: A9
- L7: A10/AP
- R7: A11
- N7: A12/BC#
- T3: A13
- A14: A14
- M2: BA0
- N8: BA1
- M3: BA2
- J7: CK
- K7: CK#
- K9: CKE
- D3: DMU
- E7: DML
- L3: WE#
- K3: CAS#
- J3: RAS#
- J8: VSS
- M1: VSS
- M9: VSS
- J2: VSS
- P9: VSS
- G8: VSS
- B3: VSS
- T1: VSS
- A9: VSS
- T9: VSS
- E1: VSS
- P1: VSS
- G1: VSSQ
- F9: VSSQ
- E8: VSSQ
- E2: VSSQ
- D8: VSSQ
- D1: VSSQ
- B9: VSSQ
- B1: VSSQ
- G9: VSSQ

72.41646.00U Pinout:

- R8902: 105V_VGA_S0
- R8902: 243R2F-2-GP
- R8902: 72.41646.00U
- R8902: FBA_CMD9
- R8902: FBA_CMD11
- R8902: FBA_CMD9
- R8902: FBA_CMD25
- R8902: FBA_CMD10
- R8902: FBA_CMD24
- R8902: FBA_CMD22
- R8902: FBA_CMD7
- R8902: FBA_CMD21
- R8902: FBA_CMD6
- R8902: FBA_CMD29
- R8902: FBA_CMD23
- R8902: FBA_CMD28
- R8902: FBA_CMD20
- R8902: FBA_CMD4
- R8902: FBA_CMD12
- R8902: FBA_CMD27
- R8902: FBA_CMD26
- R8902: FBA_CLK1
- R8902: FBA_CLK1#
- R8902: FBA_CMD19
- R8902: FBA_DOM4
- R8902: FBA_DOM7
- R8902: FBA_CMD13
- R8902: FBA_CMD15
- R8902: FBA_CMD30

72.41646.00U Pinout:

- R8901: 105V_VGA_S0
- R8901: 243R2F-2-GP
- R8901: 72.41646.00U
- R8901: FBA_CMD9
- R8901: FBA_CMD11
- R8901: FBA_CMD9
- R8901: FBA_CMD25
- R8901: FBA_CMD10
- R8901: FBA_CMD24
- R8901: FBA_CMD22
- R8901: FBA_CMD7
- R8901: FBA_CMD21
- R8901: FBA_CMD6
- R8901: FBA_CMD29
- R8901: FBA_CMD23
- R8901: FBA_CMD28
- R8901: FBA_CMD20
- R8901: FBA_CMD4
- R8901: FBA_CMD12
- R8901: FBA_CMD27
- R8901: FBA_CMD26
- R8901: FBA_CLK1
- R8901: FBA_CLK1#
- R8901: FBA_CMD19
- R8901: FBA_DOM5
- R8901: FBA_DOM6
- R8901: FBA_CMD13
- R8901: FBA_CMD15
- R8901: FBA_CMD30

72.41646.00U Pinout:

- R8904: 105V_VGA_S0
- R8904: 1K33R2F-GP
- R8904: 72.41646.00U
- R8904: FBA_CLK1
- R8904: FBA_CLK1#
- R8904: VRAM3 VREF
- R8904: VRAM4 VREF
- R8904: VRAM3 ZQ
- R8904: VRAM4 ZQ
- R8904: FBA_CMD18
- R8904: FBA_CMD16
- R8904: FBA_CMD5
- R8904: FBA_CMD14
- R8904: FBA_CMD12
- R8904: FBA_CMD27
- R8904: FBA_CMD26
- R8904: FBA_CLK1
- R8904: FBA_CLK1#
- R8904: FBA_CMD19
- R8904: FBA_DOM5
- R8904: FBA_DOM6
- R8904: FBA_CMD13
- R8904: FBA_CMD15
- R8904: FBA_CMD30

72.41646.00U Pinout:


- R8906: 105V_VGA_S0
- R8906: 1K33R2F-GP
- R8906: 72.41646.00U
- R8906: FBA_CLK1
- R8906: FBA_CLK1#
- R8906: VRAM3 VREF
- R8906: VRAM4 VREF
- R8906: VRAM3 ZQ
- R8906: VRAM4 ZQ
- R8906: FBA_CMD18
- R8906: FBA_CMD16
- R8906: FBA_CMD5
- R8906: FBA_CMD14
- R8906: FBA_CMD12
- R8906: FBA_CMD27
- R8906: FBA_CMD26
- R8906: FBA_CLK1
- R8906: FBA_CLK1#
- R8906: FBA_CMD19
- R8906: FBA_DOM5
- R8906: FBA_DOM6
- R8906: FBA_CMD13
- R8906: FBA_CMD15
- R8906: FBA_CMD30

72.41646.00U Pinout:

- R8903: 105V_VGA_S0
- R8903: 1K33R2F-GP
- R8903: 72.41646.00U
- R8903: FBA_CLK1
- R8903: FBA_CLK1#
- R8903: VRAM3 VREF
- R8903: VRAM4 VREF
- R8903: VRAM3 ZQ
- R8903: VRAM4 ZQ
- R8903: FBA_CMD18
- R8903: FBA_CMD16
- R8903: FBA_CMD5
- R8903: FBA_CMD14
- R8903: FBA_CMD12
- R8903: FBA_CMD27
- R8903: FBA_CMD26
- R8903: FBA_CLK1
- R8903: FBA_CLK1#
- R8903: FBA_CMD19
- R8903: FBA_DOM5
- R8903: FBA_DOM6
- R8903: FBA_CMD13
- R8903: FBA_CMD15
- R8903: FBA_CMD30

72.41646.00U Pinout:

- R8905: 105V_VGA_S0
- R8905: 1K33R2F-GP
- R8905: 72.41646.00U
- R8905: FBA_CLK1
- R8905: FBA_CLK1#
- R8905: VRAM3 VREF
- R8905: VRAM4 VREF
- R8905: VRAM3 ZQ
- R8905: VRAM4 ZQ
- R8905: FBA_CMD18
- R8905: FBA_CMD16
- R8905: FBA_CMD5
- R8905: FBA_CMD14
- R8905: FBA_CMD12
- R8905: FBA_CMD27
- R8905: FBA_CMD26
- R8905: FBA_CLK1




Frame Buffer Partition A-Upper Half

The diagram illustrates the Frame Buffer Partition A-Upper Half, showing two identical circuit blocks for VRAM3 and VRAM4. Each block includes a 105V_VGA_S0 input, a 243R2F-2-GP resistor, and various capacitors (C8920-C8929, C8927-C8928, C8925-C8926, C8908-C8909). The diagram shows connections to VRAM3 and VRAM4 chips, including address, data, and control signals. It also shows connections to various capacitors and resistors, and a detailed list of components and their values.

VRAM3 and VRAM4 Connections:

- VRAM3:** K8, K2, N1, VDD, DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, DQ7, DQ8, DQ9, DQ10, DQ11, DQ12, DQ13, DQ14, DQ15, DQ16, DQ17, DQ18, DQ19, DQ20, DQ21, DQ22, DQ23, DQ24, DQ25, DQ26, DQ27, DQ28, DQ29, DQ30, DQ31, DQ32, DQ33, DQ34, DQ35, DQ36, DQ37, DQ38, DQ39, DQ40, DQ41, DQ42, DQ43, DQ44, DQ45, DQ46, DQ47, DQ48, DQ49, DQ50, DQ51, DQ52, DQ53, DQ54, DQ55, DQ56, DQ57, DQ58, DQ59, DQ60, DQ61, DQ62, DQ63, DQ64, DQ65, DQ66, DQ67, DQ68, DQ69, DQ70, DQ71, DQ72, DQ73, DQ74, DQ75, DQ76, DQ77, DQ78, DQ79, DQ80, DQ81, DQ82, DQ83, DQ84, DQ85, DQ86, DQ87, DQ88, DQ89, DQ90, DQ91, DQ92, DQ93, DQ94, DQ95, DQ96, DQ97, DQ98, DQ99, DQ100, DQ101, DQ102, DQ103, DQ104, DQ105, DQ106, DQ107, DQ108, DQ109, DQ110, DQ111, DQ112, DQ113, DQ114, DQ115, DQ116, DQ117, DQ118, DQ119, DQ120, DQ121, DQ122, DQ123, DQ124, DQ125, DQ126, DQ127, DQ128, DQ129, DQ130, DQ131, DQ132, DQ133, DQ134, DQ135, DQ136, DQ137, DQ138, DQ139, DQ140, DQ141, DQ142, DQ143, DQ144, DQ145, DQ146, DQ147, DQ148, DQ149, DQ150, DQ151, DQ152, DQ153, DQ154, DQ155, DQ156, DQ157, DQ158, DQ159, DQ160, DQ161, DQ162, DQ163, DQ164, DQ165, DQ166, DQ167, DQ168, DQ169, DQ170, DQ171, DQ172, DQ173, DQ174, DQ175, DQ176, DQ177, DQ178, DQ179, DQ180, DQ181, DQ182, DQ183, DQ184, DQ185, DQ186, DQ187, DQ188, DQ189, DQ190, DQ191, DQ192, DQ193, DQ194, DQ195, DQ196, DQ197, DQ198, DQ199, DQ200, DQ201, DQ202, DQ203, DQ204, DQ205, DQ206, DQ207, DQ208, DQ209, DQ210, DQ211, DQ212, DQ213, DQ214, DQ215, DQ216, DQ217, DQ218, DQ219, DQ220, DQ221, DQ222, DQ223, DQ224, DQ225, DQ226, DQ227, DQ228, DQ229, DQ230, DQ231, DQ232, DQ233, DQ234, DQ235, DQ236, DQ237, DQ238, DQ239, DQ240, DQ241, DQ242, DQ243, DQ244, DQ245, DQ246, DQ247, DQ248, DQ249, DQ250, DQ251, DQ252, DQ253, DQ254, DQ255, DQ256, DQ257, DQ258, DQ259, DQ260, DQ261, DQ262, DQ263, DQ264, DQ265, DQ266, DQ267, DQ268, DQ269, DQ270, DQ271, DQ272, DQ273, DQ274, DQ275, DQ276, DQ277, DQ278, DQ279, DQ280, DQ281, DQ282, DQ283, DQ284, DQ285, DQ286, DQ287, DQ288, DQ289, DQ290, DQ291, DQ292, DQ293, DQ294, DQ295, DQ296, DQ297, DQ298, DQ299, DQ300, DQ301, DQ302, DQ303, DQ304, DQ305, DQ306, DQ307, DQ308, DQ309, DQ310, DQ311, DQ312, DQ313, DQ314, DQ315, DQ316, DQ317, DQ318, DQ319, DQ320, DQ321, DQ322, DQ323, DQ324, DQ325, DQ326, DQ327, DQ328, DQ329, DQ330, DQ331, DQ332, DQ333, DQ334, DQ335, DQ336, DQ337, DQ338, DQ339, DQ340, DQ341, DQ342, DQ343, DQ344, DQ345, DQ346, DQ347, DQ348, DQ349, DQ350, DQ351, DQ352, DQ353, DQ354, DQ355, DQ356, DQ357, DQ358, DQ359, DQ360, DQ361, DQ362, DQ363, DQ364, DQ365, DQ366, DQ367, DQ368, DQ369, DQ370, DQ371, DQ372, DQ373, DQ374, DQ375, DQ376, DQ377, DQ378, DQ379, DQ380, DQ381, DQ382, DQ383, DQ384, DQ385, DQ386, DQ387, DQ388, DQ389, DQ390, DQ391, DQ392, DQ393, DQ394, DQ395, DQ396, DQ397, DQ398, DQ399, DQ400, DQ401, DQ402, DQ403, DQ404, DQ405, DQ406, DQ407, DQ408, DQ409, DQ410, DQ411, DQ412, DQ413, DQ414, DQ415, DQ416, DQ417, DQ418, DQ419, DQ420, DQ421, DQ422, DQ423, DQ424, DQ425, DQ426, DQ427, DQ428, DQ429, DQ430, DQ431, DQ432, DQ433, DQ434, DQ435, DQ436, DQ437, DQ438, DQ439, DQ440, DQ441, DQ442, DQ443, DQ444, DQ445, DQ446, DQ447, DQ448, DQ449, DQ450, DQ451, DQ452, DQ453, DQ454, DQ455, DQ456, DQ457, DQ458, DQ459, DQ460, DQ461, DQ462, DQ463, DQ464, DQ465, DQ466, DQ467, DQ468, DQ469, DQ470, DQ471, DQ472, DQ473, DQ474, DQ475, DQ476, DQ477, DQ478, DQ479, DQ480, DQ481, DQ482, DQ483, DQ484, DQ485, DQ486, DQ487, DQ488, DQ489, DQ490, DQ491, DQ492, DQ493, DQ494, DQ495, DQ496, DQ497, DQ498, DQ499, DQ500, DQ501, DQ502, DQ503, DQ504, DQ505, DQ506, DQ507, DQ508, DQ509, DQ510, DQ511, DQ512, DQ513, DQ514, DQ515, DQ516, DQ517, DQ518, DQ519, DQ520, DQ521, DQ522, DQ523, DQ524, DQ525, DQ526, DQ527, DQ528, DQ529, DQ530, DQ531, DQ532, DQ533, DQ534, DQ535, DQ536, DQ537, DQ538, DQ539, DQ540, DQ541, DQ542, DQ543, DQ544, DQ545, DQ546, DQ547, DQ548, DQ549, DQ550, DQ551, DQ552, DQ553, DQ554, DQ555, DQ556, DQ557, DQ558, DQ559, DQ560, DQ561, DQ562, DQ563, DQ564, DQ565, DQ566, DQ567, DQ568, DQ569, DQ570, DQ571, DQ572, DQ573, DQ574, DQ575, DQ576, DQ577, DQ578, DQ579, DQ580, DQ581, DQ582, DQ583, DQ584, DQ585, DQ586, DQ587, DQ588, DQ589, DQ590, DQ591, DQ592, DQ593, DQ594, DQ595, DQ596, DQ597, DQ598, DQ599, DQ600, DQ601, DQ602, DQ603, DQ604, DQ605, DQ606, DQ607, DQ608, DQ609, DQ610, DQ611, DQ612, DQ613, DQ614, DQ615, DQ616, DQ617, DQ618, DQ619, DQ620, DQ621, DQ622, DQ623, DQ624, DQ625, DQ626, DQ627, DQ628, DQ629, DQ630, DQ631, DQ632, DQ633, DQ634, DQ635, DQ636, DQ637, DQ638, DQ639, DQ640, D



Frame Buffer Partition A-Upper Half

72.41646.00U



72.41646.00U

M14 DIS

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: GPU-VRAM3,4 (2/4)

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012	Sheet: 89	of: 105

[illegible][illegible][illegible][illegible][illegible][illegible][illegible]

Frame Buffer Partition A-Upper Half

72.41646.00U


72.41646.00U

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU-VRAM3,4 (2/4)			Rev A00
Size A3	Document Number OAK14 Chief River DIS	Date Wednesday, September 05, 2012	Sheet 89 of 105


Frame Buffer Partition B-Lower Half



72.41646.00U



72.41646.00U




M14 DIS


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title GPU-VRAM5,6 (3/4)		
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date Wednesday, September 05, 2012	Sheet 90	of 105



Frame Buffer Partition B-Upper Half



72.41646.00U



72.41646.00U




M14 DIS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU-VRAM7,8 (4/4)		
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012	Sheet 91	of 105

V-BOOT	VID0	VID1	VID2	VID3	VID4	VID5	VID6
0.9000V	0	0	0	0	1	1	0



I/P cap: 100 25V K0805 X5R/ 78.10422.51L
Inductor: CHIP COIL 0.33uH POWR0407-83496 1.05mohm/ Isat -60A rms68.R3610.205
O/P cap: CHIP CAP 4700P 2V KEF50D471X/ 3.5Ams Panasonic/79.47719.28L
M/S: BLMK33K05PA-008J5A / 10mohm/1mohm84.5Vg/ 84.00036.037
L/S: BLTK03K50PA-008J5A / 3mohm/3.5mohm84.5Vg/ 84.00035.037

M14-015

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		
Sheet 94 of 105		

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A3

Document Number
OAK14 Chief River DIS

Rev
A00

Date: Wednesday, September 05, 2012

Sheet 95 of 105

SSID = SDIO

(Blanking)

M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size
A3


Document Number
OAK14 Chief River DIS

Rev
A00


Date: Wednesday, September 05, 2012

Sheet 96 of 105

SSID = Mechanical



SSID = EMI



M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**
Size A3 Document Number: **OAK14 Chief River DIS** Rev: **A00**
Date: Wednesday, September 05, 2012 Sheet 97 of 105

(AC mode)

Within logic high level and disable :
it is less than the logic low level.

Ta

VISEP_Sus must be powered up before Vcore3_3, or after Vcore3_3 within 0.7 V. Also, VISEP_Sus must power down after Vcore3_3, or before Vcore3_3 within 0.7 V.

Not floating.


sense the power button status

This signal has an internal pull-up resistor and has an internal 16 ns de-bounce on the input.

Tb

V1REF must be powered up before Vcc1_3, or after Vcc1_3 within 0.7 V. Also, V1REF must power down after Vcc1_3, or before Vcc1_3 within 0.7 V.

This signal represents the
Good for all the non-CORE &
non-graphics power rails.



Timing diagram for the RT8208 PGOOD signal. The diagram shows the relationship between the 3D3V_S0 signal, the PCH GPIO54 output, and the RT8208 PGOOD signal. Key timing parameters include:

- 3D3V_S0 rising edge to PCH GPIO54 output: L2VDD > 0ms
- PCH GPIO54 output to RT8208 PGOOD: L2V-FVDDQ > 0ms
- RT8208 PGOOD to 3D3V_S0 falling edge: L2V-FEX_VDQ < 0ms
- 3D3V_S0 falling edge to the first rail to power down: L2POWER-OFF < 10ms

(DC mode)


Sense the power button status

VSUPP_Sus must be powered up before VccSus3_3, or after VccSus3_3 within 0.7 V. Also, VSUPP_Sus must power down after VccSus3_3, or before VccSus3_3 within 0.7 V.


In case of a non-Deep 24/25 Platform
timing t42 should be added to t07
which will make it 100ns minimum.

V1REF must be powered up before Vcc1_3, or after Vcc1_3 within 0.7 V. Also, V1REF must power down after Vcc1_3, or before Vcc1_3 within 0.7 V.


This signal represents the Power Good for all the non-CORE and non-graphics power rails.



OAK14 Chief River POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13



Power Shape

Regulator

LDO

Switch

M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number

OAK14 Chief River DIS


Rev

A00


Date: Wednesday, September 05, 2012

Sheet 100 of 105


PCH SMBus Block Diagram




KBC SMBus Block Diagram




OAK14 DIS CLK Block Diagram



Thermal Block Diagram



Audio Block Diagram



Version	Date	PAGE	Description of Required Change
X01	5/10	P38	Dummy R3818 R3813 for DT Mode
X01	5/10	P20	Change CLK_PCIE_WLAN_REQ# PU from 3D3V_S5 to 3D3V_S0 & change port 3 to port 2(non AOAC)
X01	5/10	P86	Dummy R8613 (for N13M-GS1 strappin)
X01	5/28		Update connector list(5/28) for X01
X01	5/30	P49	Add TPNL1 (USB20 port#3)
X01	5/30	P29	Add delay circuit for Audio Jack JD pin
X01	5/30	P59	Change RJ45 Conn
X01	6/1	P38	Stuff PQ3801 PR3814 PR3815 for DT mode
X01	6/1	P37	Change R3713 to 10k for sequence timing
X01	6/1	P31	Change R3118 to 20k for sequence timing
X01	6/1	P69	Add KBL1 and keyboard backlight function
X01	6/1	P27	Change PCB version from X00 to X01
X01	6/5	P46	Fine tune the level of 1d5v_vga_s0: PR4601 (47K -> 57.6K)
X01	6/5	P58	Add TVS at combo JACK & RJ45 for EMI request
X01	6/5	P18	Move the KB_LED_BL_DET from GPIO5 to GPIO4
X01	6/11		Implement EMI change request 6/11
X01	6/11	P27	Delete RN2702 , DY R2716, Stuff R2717 For DT Mode
X01	6/11	P21	Add VRAM detect circuit at PCH_GPIO57
X01	6/11	P51	Change D5101 to 83.00056.G11 for lower internal cap
X01	6/12	P18	Move USB2.0 from port4# to port2#
X01	6/12	P49	Modify CAMERA1 to CAM1
X01	6/13	P61	Separate the USB3.0 PWR to USB30_VCCA & USB30_VCCB
X01	6/14	P49	Add LCD Back Light control circuit from KBC GPIO33
X01	6/14	P40	implement Power team request item
X01	6/15	P31	Change C3102=C3103=18pf for Xtal vendor request
X01	6/15	P62	Modify cap value for USB30_VCCA & USB30_VCCB
X01	6/18	P69	DY the Keyboard back light parts, add R6916 for PU
X01	6/18	P61	Change TC6102 & TC6104 to 78.10710.52L; TC6103 to 79.10710.60L
X01	6/18	P20	Move WLAN from PCIE 4# to PCIE 3#
X01	6/18	P51	implement EMI team request item (6/15)
X01	6/18	P69	Remove R6916 Stuff R6912
X01	6/18	P69	Change Q6801~Q6805 & Q6902 to 84.00144.P11

M14 DIS

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Change History					
Size A3	Document Number OAK14 Chief River DIS				Rev A00
Date: Wednesday, September 05, 2012					
Sheet 104 of 105					

