



Daytona ATT Block Diagram

(RoHS)

Project code: 91.4P901.001
PCB P/N : 06201
REVISION : -1






PCI RESOURCE TABLE


USB Port	Key West Define
USBP[0]	USB CONN2
USBP[1]	USB CONN3
USBP[2]	Mini card used
USBP[3]	NC
USBP[4]	USB CONN4
USBP[5]	NC
USBP[6]	Finger printer
USBP[7]	USB CONN1

DEVICE	IDSEL	PCI IRQ	REQ#/GNT#
Cardbus	AD22	INT_E#	REQ0#/GNT0#

Device	SMBus addr.
Clock Gen.	D2
DDR Module 1	A2
DDR Module 2	A0
Battery	16
Thermal control	7A

PCIE Port	DK1 ATI Define
PE[0]	NC
PE[1]	NC
PE[2]	Mini Card
PE[3]	LAN





CPU skt p/n:62.10079.001

SB has internal 400R pull-up
on CPU sideband signals

Daytona

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Yonah CPU (1/2)

Size

	Document Number
--	-----------------


Daytona


Rev


Date: Wednesday, June 28, 2006


Sheet 4


-1















PARALLEL TERMINATION



PLACE 1 CAP FOR EVERY 2 BITS TERMINATED TO 0D9V_S0




Daytona

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR2 Terminator Resistor			
Size A4	Document Number Daytona		Rev -1
Date:	Wednesday, June 28, 2006	Sheet 12 of	48

CRT I/F & CONNECTOR


<http://hobi-elektronika.net>




Layout Note:

- * Must be a ground return path between this ground and the ground on the VGA connector.
- * 37.4_1% resistors must be placed at the same place as the RGB 75 Ohm pull-down resistors.


Pi-filter & 75 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



DAC_CLK & DATA level shift



Daytona

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size

Document Number

A3

Daytona



Rev

-1


Date: Wednesday, June 28, 2006

Sheet 13 of 48



LCD & INVERTER INTERFACE




LCD CONN




ENG 0426-1
Near LCD1



Daytona

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LCD & Inverter Connector	
Size	Document Number
A3	Daytona
Date:	Tuesday, June 13, 2006
Sheet	14 of 48
Rev	-1



Follow Y4A and Garda5

ATI request

4 of 4

For EMI

DY DY DY

Change to 71.SB460.M05

Daytona

緯創資通 Wistron Corporation

21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File SB460-ACPI/GPIO/AC97/USB

Size Document Number

Rev -1

Date: Wednesday, June 14, 2006 Sheet 16 of 48



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SB460-SATA/IDE

Size

Size	Document Number
------	-----------------

Daytona



Date: Tuesday, June 13, 2006

Sheet	17
-------	----


Rev

-1


of 48



Power Sequence Requirement



2Pin Use One Capacitance Uniformly.




ENG


	SB460	SB600
V5_VREF	5V_S0	5V_S0
3D3V_SB_S5	3D3V_S5	3D3V_S5
3D3V_SB_S0	3D3V_S0	3D3V_S0
VCC_SB_S5	1D8V_S5_LDO	1D2V_S5_LDO
VCC_SB	1D8V_S0	1D2V_S0
CPU_1D05V	1D05V_S0	1D05V_S0

V5_VREF
MIN 4.5
NORMAL 5.0
MAX 5.5

$V_f = 0.38V$ (@1mA)
 $1V$ (@40mA)




Prevent leakage




SB460

SB600



Change to 71.SB460.M05

Daytona



REQUIRED STRAPS

PCI_CLK0 LPCCLK_KBC_33M
PCI_CLK1 PCICLK_CBUS_33M
PCI_CLK2 LPCCLK_TPM_33M
PCI_CLK3 LPCCLK_LPC_33M
PCI_CLK4 LPCCLK_SIO_33M
PCI_CLK5 LPCCLK_DEB_33M
PCI_CLK6 LPCCLK_CK6


				SB600		SB460	
PULL HIGH	AC_DOUT_SB	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1	PCI_CLK0
	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	ROM TYPE: H, H = PCI ROM H, L = LPC I ROM L, H = LPC II ROM L, L = FWH ROM NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[3:0]	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4 DEFAULT			

SB460 ONLY STRAPS

PULL HIGH	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LPC_LFRAME#
	MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#

SB460 ONLY SB460 ONLY SB460 ONLY SB460 ONLY SB460 ONLY SB460 ONLY

SB600 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



DEBUG STRAPS

	PIDE_DACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED


SB460 ONLY SB600 ONLY

SB600 ONLY

NOTE: FOR SB460, PCI_AD23 IS RESERVED

Daytona


緯創資通		Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
File			
SB450-STRAPPING(5 of 5)			
Size	Document Number	Rev	
A3			-1
Date:	Tuesday, June 13, 2006	Sheet	19 of 48



SATA HDD Connector


<http://hobi-elektronika.net>








CD-ROM CONN







FDD Connector

ENG FDD PIN DEFINID SWAP





Azalia MDC Connector




Daytona


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
USB and MDC Connector		
Size	Document Number	Rev
A3	Daytona	-1
Date:	Tuesday, July 25, 2006	Sheet 22 of 48









ENG
KDS
recommend




EEPROM LED OPTION USE '00'
(DEFINED IN SPEC)
⇒ LED0 : ACT
⇒ LED1 : LINK100
⇒ LED2 : LINK10
⇒ LED3 : LINK1000
(GIGA CHIP)




RTL8111B-GR-GP




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG




ENG



ENG



ENG




ENG





LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

CLOSE TO
TRANSFORMER



10/100/1000Mbps Lan Transformer




DOC_TIP,DOC_RING,TIP,RING:
W/S: 10/100 @ Surface layers
10/20 @ Inner layers

Daytona


Wistron Corporation 21F, 80, Sec.1, Hsin Tai Wu Rd., Hsuehli, Taipei Hsien 221, Taiwan, R.O.C.	
LAN Connector	
Size A3	Document Number Daytona
Date: Wednesday, June 28, 2006	Sheet 24 of 48
Rev -1	


Mini Card Connector




Daytona

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
MINI CARD			
Size A3	Document Number Daytona	Rev -1	
Date: Tuesday, June 13, 2006			
Sheet 25 of 48			






TPM 1.2




Finger printer








For EMI

<http://hobi-elektronika.net>



PRINTER PORT






- 1) When GPIO0 is asserted, AMP should be muted.
- 2) SPDIF0 should be turned off when not used.

Configuration:

(3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.

<i>Pin</i>	<i>Symbol</i>	<i>Location</i>	<i>Re-tasking</i>
35/36	FRONT	AMP, Jack1	AMP output, line input
39/41	SURR	X	X
43/44	CEN/LEFT	X	SURR-VREFO-L/R
45/46	SIDESURR	X	SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
23/24	LINE1	Jack 2	Line input, line output
21/22	MIC1	Jack 3	Mic input, line output
14/15	LINE2	X	X
16/17	MIC2	Int. Mic	Mic input



For EMI

~~<http://hobi-elektronika.net>~~



ENG Modify




ENG Modify




Internal Speaker









ENG 0502




TouchPad Connector




Daytona



PS/2 CONN




POWER BUTTON



Daytona




TOP VIEW




(BOTTOM VIEW)

PLCC 32pin ST: 72.50040.003
PLCC 32pin SST:
72.49004.B03







For RC415, SB_PWRGD need to be 65ms after NB_PWRGD




ALBACORE POWER UP SEQUENCE





1D2V_S0 should not exceed 1D8V_S0 by more than 0.6V.






$$V_{out} = V_{ref} * (1 + R1/R2)$$

$$V_{ref} = 1.235V$$




Run Power




Daytona

緯創資通 Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
PWRPLANE&RESETLOGIC	
File Size #3	Document Number Daytona
Date: Wednesday, June 28, 2006	Sheet 38 of 48
Rev -1	


CPU_CORE
Intersil ISL6262




TPS51124
1D8V/1D05V



Charger MAX8725




TPS51120
5V/3D3V




Daytona





緯創資通		Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
File			
POWER BLOCK DIAGRAM			
Size	Document Number	Rev	
A3		-1	
Date:	Monday, June 12, 2006	Sheet	39 of 48









	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 280k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VREG3 on





BATTERY CONNECTOR



Daytona

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

AD/BAT CONN


Daytona

Rev


Date: Wednesday, June 14, 2006

Sheet 46 of

48



ENG 0509-1 for EMI



ENG

Daytona

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI

Size

Document Number

Daytona

Rev




-1

Date: Monday, June 12, 2006

Sheet 47 of 48

SC 0524

-1 0614



Daytona

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MISC	
Size	Document Number
A3	Daytona
Date:	Thursday, June 15, 2006
Sheet	48 of 48
Rev	-1