

Inventec Corporation

R&D Division

Board name : Mother Board Schematic

Project : Z11D (Santa Rosa)

Version : 0.4

Initial Date : March 02 , 2007

Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

Title		Z11D (Merom+Crestline+ICH8M)	
Size	Document Number	Title	Rev
C			0.4
Date:	Tuesday, July 31, 2007	Sheet	1 of 48

<http://hobi-elektronika.net>

1. Schematic Page Description

Santa Rosa Schematic Ver : 0.4

1. Title

2. Schematic Page DESCR

3. Block Diagram

4. Annotations

5. Schematic Modify

6. Timing Diagram

7. DDRII Layout Guideline

8. Merom Processor(1/2)

9. Merom Processor(2/2)

10. CPU Core Power

11. CPU Thermal

12. Crestline Host(1/6)

13. Crestline DMI/Graph(2/6)

14. Crestline DDRII(3/6)

15. Crestline Power(4/6)

16. Crestline Power(5/6)

17. Crestline Ground(6/6)

18. Clock Generator

19. DDRII SDRAM SO-DIMM0

20. DDRII SDRAM SO-DIMM1

21. ICH8M CPU/IDE/SATA(1/4)
22. ICH8M PCI/PCIE/DMI/USB(2/4)

23. ICH8M GPIO(3/4)

24. ICH8M Power/GND(4/4)

25. LCD&CRT

26. TV Connector

27. IDE&SATA

28. I/O Board CN(MB)

29. LAN (88E8055B0)

30. USB&Bluetooth Connector

31. KBC ITE8512F

32. Audio Codec ALC262/AMP

33. INT_MIC

34. DVI Transmitter Sil1364

35. Super I/O

36. Docking Connector

37. Adaptor in/Charge

38. 5VLA/5VA/3VA

39. 3VS/5VS/1.25VS/1.05VS

40. 1.5VS/1.8V

41. GPU_Core

42. Dual Battery
43. WLAN&New Card&MDC

44. 3G&Cardreader

45. Audio Board

46. USB Board

47. Glidepad Board

48. SW Board

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	
AD27	
AD29	

PCIINT	CHIP
IRQA	
IRQB	
IRQC	
IRQD	

BUSMASTER	
REQ	CHIP
REQ0 / GNT0	
REQ1 / GNT1	
REQ2 / GNT2	
REQ3 / GNT3	
REQ4 / GNT4	

3. Block Diagram



Title _____

311D (Merem) Crestline UCHS

210 Document Number

Block Diagram

Date: Tuesday, July 31, 2007 Sheet 3 of 3

	1
--	---

Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R
VCC_CORE	Core Voltage for CPU
+1.05VS	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
+1.25VS	1.25V switched power rail by SLP_S3#_3R
+1.5VS	1.5V power rail for CPU PLL/DMI;PCIE;DDRII DLLs for GMCH/Core;PCIE for ICH8m by SLP_S3#_3R
+1.8V	1.8V power rail for DDRII by SLP_S5#_3R
0.9VDDT_DDRII	0.9V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions

C	=	Capacitor
CN	=	Connector
D	=	Diode
F	=	Fuse
L	=	Inductor
Q	=	Transistor
R	=	Resistor
RP	=	Resistor Pack
U	=	Arbitrary Logic Device
Y	=	Crystal and Osc

Net Name Suffix

#	=	Active Low signal
---	---	-------------------

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip(5-mils)	Differential Impedance for Stripline(4-mils)
Host Clock	95 ohm +/- 20%	100 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	100 ohm +/- 20%
DDR2 CLK	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	85 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	100 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	100 ohm +/- 20%
SDVO	95 ohm +/- 20%	100 ohm +/- 20%
SATA	95 ohm +/- 20%	100 ohm +/- 20%
USB	90 ohm +/- 20%	95 ohm +/- 20%
LVDS		100 ohm +/- 20%
Lan	95 ohm +/- 20%	100 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Merom HFM: LFM:	1.3319V~1.4375V~1.4591V 0.9221V~0.9625V~0.9739V	36A
+1.05VS	Merom: AGTL+ termination 965GM: Core 965GM: AGTL+ termination ICH8m:	0.997V~1.05V~1.102V 1.0V~1.05V~1.1V 0.9475V~1.05V~1.1025V	2.5A 4.6A 1.4A
+1.5VS	Merom PLL 965GM: PCIE 965GM: LVDS 965GM: TVDAC 965GM: Various PLLs analog supply 965GM: DDR DLLs,DDRII,FSB HSIO ICH8m: ICH8m: ICH8m: ICH8m: Mini Card: Express Card:	1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V	120mA 1.5A 60mA 24mA 320mA 1.885A
+1.8V	965GM: DDRII System Memory SO-DIMM:	1.7V~1.8V~1.9V	3.1A
0.9VDDT_DDRII	DDRII:DDRII Terminator:	0.855V~0.9V~0.945V	1.0A
+2.5VS	965GM: PCIE analog 965GM: LVDS analog 965GM: LVDS I/O 965GM: CRT DAC	2.32V~2.5V~2.625V 2.375V~2.5V~2.625V 2.375V~2.5V~2.625V 2.32V~2.5V~2.625V	2mA 10mA 60mA 70mA
+3VS	965GM: HV CMOS 965GM: TVDAC analog ICH8m: ICH8m: ICH8m: ICH8m: ICH8m: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS365AGLF Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC: HDD: SATA	3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.0V~3.3V~3.6V	40mA 120mA 400mA
1.8VS	DVI: SiI1364		
+3VA	Thermal Sensor: Lan: Marvell 88E8055B0 Azalia MDC: EC: ITE8512F ICH8m: RTC Flash ROM: BIOS LCD:	3.0V~3.3V~3.6V	1.0A
+5VS	Cardreader: GL827 Azalia Codec: ALC262 FAN: HDD: SATA ODD: PATA Audio AMP: G1432 Woofer AMP: None Inverter:	3.0V~3.3V~3.6V 4.75V~5.0V~5.25V 4.75V~5.0V~5.25V	Max: 1.0A ; R/W: 460mA ; STDBY: 70mA Max: 1.8A ; R/W: 900mA ; STDBY: 45mA
+5VA	USB: x 3 ports	5VA	1.5A
+5VLA	Control Power		

Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL:+886-2-2881-0721

<OrgAdd>

File

Size

C

Date

Document Number

Tuesday, July 31, 2007

711D (Merom+Crestline+ICH8M)

Annotations

Rev

0.4

Annotations

Sheet 4 of 48

6.Schematic modify Item and History :

V01-----V02

- 1.ADD R623 0-5%-1/16W-0402 (60130B0000ZT), R634 10K-1%-1/16W-0402 (60130B10029Z)
2.R243 from 47K-5%-1/16W-0402 (60130B4730ZT)change to 1K-5%-1/16W-0402 (60130B1020ZT)
3.R246 from 4.7K-5%-1/16W-0402 (60130B4720ZT)change to 0-5%-1/16W-0402 (60130B0000ZT)
4.R234 10-5%-1/16W-0402,C302 1uF 6.3V 10% 0402 X5R,C308 0.01uF 16V 10% 0402 X7R(NU)
5.R599 change to 39.2K-1%-1/10W-0603(60130B39229T)
6.ADD Q62 NPN P0TC144EU 50V 100mA SOT223 (60150B000601)
7.R385 change to 10K-1%-1/16W-0402 (60130B10029Z)
8.R13,R14,R15 from 2.2K-5%-1/16W-0402 change to 220 ohm(60130B2210ZT)
9.C487,C488 from 12pF 50V 5% 0603 NPO change to 15pF 5% 50V 0402(6010071502AT)
10.C586,C588 from 18pF 50V 5% 0402 NPO change to 22pF 50V 5% 0402 NPO(6010072202AT)
- 12.ADD C692,C693,C690,C691 (60100B000501),C706(6010A00360S)
13.ADD C675,C676,C677,C678 (6010B0047301)
14.ADD R625(60130B47400Z),R624(60130B1010ZT),C652 (6010071012AT)
15.ADD C712(60100768120Z),C686(6010A0025301),C650(601007A0018T)
16.ADD C1106(601007A0018T)
17.C15,C1103 change to 1500uF(601007A0018T)
18.ADD C651,C653,C654,C655,C656,C657,C658,C659,C660(6010B0000501)
19.ADD C704,C702,C703,C664,C665,C666,C667,C668,C669,C670,C671,C672,C673,C713,C714,C696,C697,C682,C683,C684,C685,C698,C709,C1005,C1006,C708,C681,C701,C705,C689,C694
- 20.L4,L5,L6 from 17ohm 25% 600mA 0805(FBM-11-201209-170T)change to 10ohm 25% 500mA 0603(BLM18BB1005N1D) (6014B0005601)
21.C9,C10,C12 10pF 50V 0.5% 0402 NPO(NU)
22.C3,C4,C5 from 22pF 50V 5% 0402 NPO change to 18pF 50V 5% 0402 NPO(6010A003610S)
23.C6,C333 from 12pF 50V 5% 0603 NPO change to 22pF 5% 50V 0603 NPO 6010072202Z

V02-----V03


- 1.ADD C715 0.1uF 10V 10% 0402 X7R (6010B0031401),R635 100K 1% 1/16W 0402 (6013A0014701)
2.ADD R637,R641 0ohm 5% 1/16W 0402 (60130B0000ZT)
3.ADD R638 10K 5% 1/16W 0402 (60130B1030ZT)
4.Change U10 from 6019B0312301 change to 6019B0406201
5.DEL C130 T330uF 2V 9m 7343 PANASONIC (6010B0000501)
6.ADD C375 T330uF 2V 9m 7343 PANASONIC (6010B0000501)
- 7.DEL R253 10K-5%-1/16W-0402 (60130B1030ZT)
8.DEL C87 AL 68uF 25V 20% 105C 6.3X6 (60100M68658T)
9.ADD C321,C87 T5 6uF 25V 100m 3528 SANYO (6010B0048601)
10.ADD D37 PACDN042Y3R SOT23 (6011B0074901)
11.Change CN22 From 6012B0174101 to 6012B0198401
12.F2,F3 From 7A-125V-R451007 (6036A0004901) Change to 10A 125V R451010 (6036A0002901)
13.F1 From 5A 125V R451005-5A/125V(6036A0004001) Change to 7A-125V-R451007 (6036A0004901)
14.DEL R233,R237,R240 120 0.5% 1/10W-0402 (6013A0052101)
15.ADD C716,C717,C718 3pF 50V 0.25% 0402 C06 (6010B0070501)
16.DEL C3,C4,C5 18pF 50V 5% 0402 NPO (6010A003610S)
17.ADD C3,C4,C5 5.6pF 0.25% 50V C06 0402 (6010A0013801)
18.DEL R7,R9,R10 220 5%-1/10W-0402 (60130B2210ZT)
19.ADD R7,R9,R10 75-5%-1/16W-0402 (60130B7500ZT)
20.DEL R13,R14,R15 220-5%-1/16W-0402 (60130B2210ZT)
21.DEL C596,C597,C106,C107 100pF 50V 5% 0402 NPO (6010071012AT)
22.ADD R647,R649,R651 75-5%-1/10W-0402 (60130B7500ZT)
23.DEL R503 0-5%-1/10W-0402 (60130B0000ZT)
24.ADD R492 0-5%-1/10W-0603 (60130B00000Z)
- 25.DEL CN14 FPC 20P 6700-F20C-00R ENTRY (6012B0170701)
26.ADD CN14 88214-20001 (6012B0199801)
27.DEL U1 TRANSFORMER LG-2413S-1 100/1000 S0P 24P (6016B0003202)
28.ADD U1 TRANSFORMER (6016B0000201)

V03-----V04


- 1.ADD R655 0 ohm 5% 1/8W 0805 (60130BA0003T)
2.ADD R652,R653,R654 0 ohm 5% 1/16W 0402 (60130B0000ZT)
3.ADD R118 0 ohm 5% 1/16W 0402 (60130B0000ZT)
4.ADD R170 1K 5% 1/16W 0402 (60130B1020ZT)
5.DEL R154 1K 5% 1/16W 0402 (60130B1020ZT)
6.DEL R49 0 ohm 5% 1/10W 0603 (60130B00000Z)
7.ADD R51 10K 5% 1/16W 0402 (60130B1030ZT)
8.DEL R492 0 ohm 5% 1/10W 0603(60130B00000Z)
9.ADD R503 0 ohm 5% 1/10W 0603 (60130B00000Z)
10.ADD C1302,C1303 0.01uF 25V 10% 0402 X7R(6010B0009101)
- 11.L12,L14,L11,L10,L7,L13,L15 from 100 ohm 25% 2A 0.1ohm 0603(6014B0006301) Change to 300ohm 25% 500mA 0.7ohm 0603(6014B0018101)

SYSTEM POWER ON/OFF SEQUENCE


Power on/off sequence AC insert(First)




Battery only Power on/off sequence



Power on/off sequence AC insert(S4)



Suspend resume sequence(S3)




Crestline DDRII Layout Guidelines

DDRII Signal Groups

Group	Signal Name	Length Matching and Length Formulas
Data	M_A_DQ[63..0]/M_B_DQ[63..0] M_A_DM[7..0]/M_B_DM[7..0] M_A_DS[7..0]/M_A_DS#[7..0] M_B_DS[7..0]/M_B_DS#[7..0]	
Address	M_A_A[13..0]/M_B_A[13..0] M_A_AS[2..0]/M_B_AS[2..0] M_A_RAS#/M_B_RAS# M_A_CAS#/M_B_CAS# M_A_WE#/M_B_WE#	
Control	M_CS#[3..0] M_CKE[3..0] M_ODT[3..0]	
Clock	M_CLK_DDR[3..0] M_CLK_DDR#[3..0]	
FeedBack	SA_RCVEN#/[SB_RCVEN#]	

CLK group : M_CLK_DDR[3..0],M_CLK_DDR#[3..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	42 +/- 15%
Differential Mode Impedance	70 +/- 20%
Minimum Serpentine Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Package Length Range - P1	350 mils ~ 625 mils
Min. Serpentine Spacing	25 mils
Trace Length Limit - L0 (MS)	Nominal Trace Width : 5mils, 4mils Length Limit: Max = 50 mils (Escape) Min. Trace Spacing : 5mils, 4mils
Trace Length Limit - L1 (SL) (Breakout length segment)	Length Limit: Max = 700 mils Nominal Trace Width : 4mils Min. Trace Spacng (pair) : 4mils Min. Trace Spacng (Other) : 12 mils
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 4500 mils Total Length for Channel A : X0 Total Length for Channel B : X1
Maximim Via Count	2 (Per side)
SCK to SCK# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length)	Match Channel A clocks to X0 +/- 20mils Match Channel A clocks to X1 +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4/12 mils to other DDR2 Outer Layer : 5/15 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	CK to CK# spacing rule waived at connector spacing of 15 mils to other DDR2 Max. breakin length is 200 mils

Feedback group :

SA_RCVENIN#[,SA_RCVENOUT#,[SB_RCVENIN#],[SB_RCVENOUT#]

These signals are routed internally on the GMCH package and don't require any routing on the MB. As a result, can be left as NC.


Control group : SM_CKE[3..0],SM_CS#[3..0],SM_ODT[3..0]



Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CTRL Trace Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 200 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CTRL <= (CLK-0.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils


Command group :

SA_MA[13..0],SB_MA[13..0],SA_BS[2..0],SB_BS[2..0],SA_RAS#,
SB_RAS#,SA_CAS#,SB_CAS#,SA_WE#,SB_WE#




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CMD Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CMD <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data group : SA_DQ[63..0],SB_DQ[63..0],SA_DM[7..0],SB_DM[7..0]



Topology	Point-to-Point
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQ Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Serpentine Spacing	Same as DQ-to-DQ routing
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2
DQ/DM to DQS Length Matching (Total Length including package)	Match DQ/DM to [SDQS - 200mils] +/- 20mils, per byte lane
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data Strobe group : SA_DQS[7..0],SA_DQS#[7..0],SB_DQS[7..0],SB_DQS#[7..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	55 +/- 15%
Differential Mode Impedance	85 +/- 20%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Nominal DQS to DQS# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQS to DQ Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Serpentine Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Maximim Via Count	2 (Per side)
DQS to DQS# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length include package)	(CLK-0.5") <= DQS <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 8 mils to other DDR2 Outer Layer : 10 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	DQS to DQS# spacing rule waived at connector spacing of 10 mils to other DDR2 Max. breakin length is 200 mils

Inventec Corporation

5F, No. 35, Section 2, Zhongyong South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721


File	211D (Merom+Crestline+ICH8M)	Rev	0.4
Size	Document Number		
C	DDRII Layout Guideline		
Date:	Tuesday, July 31, 2007	Sheet	7 of 48




Comp0,2 connect with $Z_o=27.4\text{ohm}$, make trace length shorter than 0.5" and width is 18mils.



Comp1,3 connect with $Z_o=55\text{ohm}$, make trace length shorter than 0.5" and width is 5mils


THERMAL SENSOR



Fan control







Inventec Corporation

5F, No. 35, Section 2, Zhongxinyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721


File


Z11D (Merom+Crestline+ICH8M)

Crestline Power(4/6)

Size C Document Number Rev 0.4

Date: Tuesday, July 31, 2007 Sheet 15 of 48







Breakout/in LA/LZ	Main Route LB/LC/LY	Main Route LD/LW	Breakout/in LE/LV
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Differential Trace Space	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 20 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (ICH7m Breakout)	Max = 400 mils	
Trace Length-LB (ICH7m Breakout to AC cap)	Max = 10750 mils	
Trace Length-LC (AC cap to PCIe CN)	Max = 10750 mils	
Trace Length-L1 (LA+LB+LC)	Max = 12000 mils	
Trace Length-LY (PCIe CN to ICH7m Breakout)	Max = 11950 mils	
Trace Length-LZ (ICH7m Breakout)	Max = 400 mils	
Trace Length-L2 (LY+LZ)	Max = 12000 mils	

*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils



CR#_A:	Byte 5 bit 6=0-->SRC0 bit 6=1-->SRC2	BIT 7=1 (Enable) BIT 3=1 (Enable)
CR#_B:	Byte 5 bit 4=0-->SRC1 bit 4=1-->SRC4	BIT 5=1 (Enable)
CR#_D:	Byte 5 bit 0=0-->SRC1 bit 0=1-->SRC4	BIT 1=1 (Enable)
CR#_E:	SRC6 (Byte 6)	BIT 7=1 (Enable)
CR#_F:	SRC8 (Byte 6)	BIT 6=1 (Enable)
CR#_G:	SRC9 (Byte 6)	BIT 5=1 (Enable)
CR#_H:	SRC10 (Byte 6)	BIT 4=1 (Enable)



NEW CARD

WLAN

UMTS

ESATA

SB

NB

LAN

SATA

GPU

GPU

Inventec Corporation

5F, No. 35, Section 2, Zhongyong South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

File: Z11D (Merom+Crestline+ICH8M)


Doc: C Document Number

Rev: 0.4

Date: Tuesday, July 31, 2007 Sheet 18 of 48

SO-DIMM0

Place one cap close to every 2 pullup resistors terminated to 0.9VDDT_DDRII



Inventec Corporation

5F, No. 35, Section 2, Zhongyuan South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

OrgAdd4


File Z11D (Merom+Crestline+ICH8M)

Size C Document Number DDR2 SDRAM SO-DIMM0

Date: Tuesday, July 31, 2007


Sheet 19 of 48



Place one cap close to every 2 pullup resistors terminated to 0.9VDDT_DDRII




http://hobi-elektronika.net


1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCXn ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended






Date: Tuesday, July 31, 2007	Sheet 22 of 48
2	1







U19E		
A23	VSS0001	VSS0009
A2	VSS0002	VSS0010
A2	VSS0003	VSS0011
A27	VSS0004	VSS0012
A25	VSS0005	VSS0013
AB1	VSS0006	VSS0014
AB24	VSS0007	VSS0015
AC11	VSS0008	VSS0016
AC14	VSS0009	VSS0017
AC25	VSS0010	VSS0018
AC26	VSS0011	VSS0019
AC27	VSS0012	VSS0020
AD07	VSS0013	VSS0021
AD20	VSS0014	VSS0022
AD28	VSS0015	VSS0023
AD29	VSS0016	VSS0024
AD3	VSS0017	VSS0025
AD6	VSS0018	VSS0026
AE1	VSS0019	VSS0027
AE2	VSS0020	VSS0028
AE22	VSS0021	VSS0029
AD1	VSS0022	VSS0030
AE25	VSS0023	VSS0031
AE5	VSS0024	VSS0032
AE9	VSS0025	VSS0033
AE10	VSS0026	VSS0034
AE14	VSS0027	VSS0035
AE16	VSS0028	VSS0036
AE18	VSS0029	VSS0037
AE3	VSS0030	VSS0038
AE4	VSS0031	VSS0039
AE6	VSS0032	VSS0040
AE8	VSS0033	VSS0041
AE9	VSS0034	VSS0042
AH10	VSS0035	VSS0043
AH13	VSS0036	VSS0044
AH14	VSS0037	VSS0045
AH16	VSS0038	VSS0046
AH19	VSS0039	VSS0047
AH2	VSS0040	VSS0048
AH26	VSS0041	VSS0049
AH22	VSS0042	VSS0050
AH24	VSS0043	VSS0051
AH26	VSS0044	VSS0052
AH3	VSS0045	VSS0053
AH4	VSS0046	VSS0054
AH8	VSS0047	VSS0055
A15	VSS0048	VSS0056
B11	VSS0049	VSS0057
B14	VSS0050	VSS0058
B17	VSS0051	VSS0059
B2	VSS0052	VSS0060
B20	VSS0053	VSS0061
B22	VSS0054	VSS0062
B8	VSS0055	VSS0063
C24	VSS0056	VSS0064
C26	VSS0057	VSS0065
C27	VSS0058	VSS0066
C6	VSS0059	VSS0067
D15	VSS0060	VSS0068
D18	VSS0061	VSS0069
D2	VSS0062	VSS0070
D4	VSS0063	VSS0071
E24	VSS0064	VSS0072
E4	VSS0065	VSS0073
E8	VSS0066	VSS0074
F15	VSS0067	VSS0075
F23	VSS0068	VSS0076
F29	VSS0069	VSS0077
F7	VSS0070	VSS0078
G1	VSS0071	VSS0079
G2	VSS0072	VSS0080
G10	VSS0073	VSS0081
G13	VSS0074	VSS0082
G19	VSS0075	VSS0083
G23	VSS0076	VSS0084
G25	VSS0077	VSS0085
G26	VSS0078	VSS0086
G27	VSS0079	VSS0087
G28	VSS0080	VSS0088
G29	VSS0081	VSS0089
G30	VSS0082	VSS0090
G31	VSS0083	VSS0091
G32	VSS0084	VSS0092
H29	VSS0085	VSS0093
H3	VSS0086	VSS0094
H6	VSS0087	VSS0095
J1	VSS0088	VSS0096
J2	VSS0089	VSS0097
J26	VSS0090	VSS0098
J34	VSS0091	VSS0099
J42	VSS0092	VSS0100
J6	VSS0093	VSS0101
J8	VSS0094	VSS0102
K2	VSS0095	VSS0103
K3	VSS0096	VSS0104
K4	VSS0097	VSS0105
K6	VSS0098	VSS0106
	VSS0107	VSS0108
	VSS0109	VSS0110
	VSS0111	VSS0112
	VSS0113	VSS0114
	VSS0115	VSS0116
	VSS0117	VSS0118
	VSS0119	VSS0119
	VSS0120	VSS0120
	VSS0121	VSS0121
	VSS0122	VSS0122
	VSS0123	VSS0123
	VSS0124	VSS0124
	VSS0125	VSS0125
	VSS0126	VSS0126
	VSS0127	VSS0127
	VSS0128	VSS0128
	VSS0129	VSS0129
	VSS0130	VSS0130
	VSS0131	VSS0131
	VSS0132	VSS0132
	VSS0133	VSS0133
	VSS0134	VSS0134
	VSS0135	VSS0135
	VSS0136	VSS0136
	VSS0137	VSS0137
	VSS0138	VSS0138
	VSS0139	VSS0139
	VSS0140	VSS0140
	VSS0141	VSS0141
	VSS0142	VSS0142
	VSS0143	VSS0143
	VSS0144	VSS0144
	VSS0145	VSS0145
	VSS0146	VSS0146
	VSS0147	VSS0147
	VSS0148	VSS0148
	VSS0149	VSS0149
	VSS0150	VSS0150
	VSS0151	VSS0151
	VSS0152	VSS0152
	VSS0153	VSS0153
	VSS0154	VSS0154
	VSS0155	VSS0155
	VSS0156	VSS0156
	VSS0157	VSS0157
	VSS0158	VSS0158
	VSS0159	VSS0159
	VSS0160	VSS0160
	VSS0161	VSS0161
	VSS0162	VSS0162
	VSS0163	VSS0163
	VSS0164	VSS0164
	VSS0165	VSS0165
	VSS0166	VSS0166
	VSS0167	VSS0167
	VSS0168	VSS0168
	VSS0169	VSS0169
	VSS0170	VSS0170
	VSS0171	VSS0171
	VSS0172	VSS0172
	VSS0173	VSS0173
	VSS0174	VSS0174
	VSS0175	VSS0175
	VSS0176	VSS0176
	VSS0177	VSS0177
	VSS0178	VSS0178
	VSS0179	VSS0179
	VSS0180	VSS0180
	VSS0181	VSS0181
	VSS0182	VSS0182
	VSS0183	VSS0183
	VSS0184	VSS0184
	VSS0185	VSS0185
	VSS0186	VSS0186
	VSS0187	VSS0187
	VSS0188	VSS0188
	VSS0189	VSS0189
	VSS0190	VSS0190
	VSS0191	VSS0191
	VSS0192	VSS0192
	VSS0193	VSS0193
	VSS0194	VSS0194
	VSS0195	VSS0195
	VSS0196	VSS0196
	VSS0197	VSS0197
	VSS0198	VSS0198
	VSS0199	VSS0199
	VSS0200	VSS0200
	VSS0201	VSS0201
	VSS0202	VSS0202
	VSS0203	VSS0203
	VSS0204	VSS0204
	VSS0205	VSS0205
	VSS0206	VSS0206
	VSS0207	VSS0207
	VSS0208	VSS0208
	VSS0209	VSS0209
	VSS0210	VSS0210
	VSS0211	VSS0211
	VSS0212	VSS0212
	VSS0213	VSS0213
	VSS0214	VSS0214
	VSS0215	VSS0215
	VSS0216	VSS0216
	VSS0217	VSS0217
	VSS0218	VSS0218
	VSS0219	VSS0219
	VSS0220	VSS0220
	VSS0221	VSS0221
	VSS0222	VSS0222
	VSS0223	VSS0223
	VSS0224	VSS0224
	VSS0225	VSS0225
	VSS0226	VSS0226
	VSS0227	VSS0227
	VSS0228	VSS0228
	VSS0229	VSS0229
	VSS0230	VSS0230
	VSS0231	VSS0231
	VSS0232	VSS0232
	VSS0233	VSS0233
	VSS0234	VSS0234
	VSS0235	VSS0235
	VSS0236	VSS0236
	VSS0237	VSS0237
	VSS0238	VSS0238
	VSS0239	VSS0239
	VSS0240	VSS0240
	VSS0241	VSS0241
	VSS0242	VSS0242
	VSS0243	VSS0243
	VSS0244	VSS0244
	VSS0245	VSS0245
	VSS0246	VSS0246
	VSS0247	VSS0247
	VSS0248	VSS0248
	VSS0249	VSS0249
	VSS0250	VSS0250
	VSS0251	VSS0251
	VSS0252	VSS0252
	VSS0253	VSS0253
	VSS0254	VSS0254
	VSS0255	VSS0255
	VSS0256	VSS0256
	VSS0257	VSS0257
	VSS0258	VSS0258
	VSS0259	VSS0259
	VSS0260	VSS0260
	VSS0261	VSS0261
	VSS0262	VSS0262
	VSS0263	VSS0263
	VSS0264	VSS0264
	VSS0265	VSS0265
	VSS0266	VSS0266
	VSS0267	VSS0267
	VSS0268	VSS0268
	VSS0269	VSS0269
	VSS0270	VSS0270
	VSS0271	VSS0271
	VSS0272	VSS0272
	VSS0273	VSS0273
	VSS0274	VSS0274
	VSS0275	VSS0275
	VSS0276	VSS0276
	VSS0277	VSS0277
	VSS0278	VSS0278
	VSS0279	VSS0279
	VSS0280	VSS0280
	VSS0281	VSS0281
	VSS0282	VSS0282
	VSS0283	VSS0283
	VSS0284	VSS0284
	VSS0285	VSS0285
	VSS0286	VSS0286
	VSS0287	VSS0287
	VSS0288	VSS0288
	VSS0289	VSS0289
	VSS0290	VSS0290
	VSS0291	VSS0291
	VSS0292	VSS0292
	VSS0293	VSS0293
	VSS0294	VSS0294
	VSS0295	VSS0295
	VSS0296	VSS0296
	VSS0297	VSS0297
	VSS0298	VSS0298
	VSS0299	VSS0299
	VSS0300	VSS0300
	VSS0301	VSS0301
	VSS0302	VSS0302
	VSS0303	VSS0303
	VSS0304	VSS0304
	VSS0305	VSS0305
	VSS0306	VSS0306
	VSS0307	VSS0307
	VSS0308	VSS0308
	VSS0309	VSS0309
	VSS0310	VSS0310
	VSS0311	VSS0311
	VSS0312	VSS0312
	VSS0313	VSS0313
	VSS0314	VSS0314
	VSS0315	VSS0315
	VSS0316	VSS0316
	VSS0317	VSS0317
	VSS0318	VSS0318
	VSS0319	VSS0319
	VSS0320	VSS0320
	VSS0321	VSS0321
	VSS0322	VSS0322
	VSS0323	VSS0323
	VSS0324	VSS0324
	VSS0325	VSS0325
	VSS0326	VSS0326
	VSS0327	VSS0327
	VSS0328	VSS0328
	VSS0329	VSS0329
	VSS0330	VSS0330
	VSS0331	VSS0331
	VSS0332	VSS0332
	VSS0333	VSS0333
	VSS0334	VSS0334
	VSS0335	VSS0335
	VSS0336	VSS0336
	VSS0337	VSS0337
	VSS0338	VSS0338
	VSS0339	VSS0339
	VSS0340	VSS0340
	VSS0341	VSS0341
	VSS0342	VSS0342
	VSS0343	VSS0343
	VSS0344	VSS0344
	VSS0345	VSS0345
	VSS0346	VSS0346
	VSS0347	VSS0347
	VSS0348	VSS0348
	VSS0349	VSS0349
	VSS0350	VSS0350
	VSS0351	VSS0351
	VSS0352	VSS0352
	VSS0353	VSS0353
	VSS0354	VSS0354
	VSS0355	VSS0355
	VSS0356	VSS0356
	VSS0357	VSS0357
	VSS0358	VSS0358
	VSS0359	VSS0359
	VSS0360	VSS0360
	VSS0361	VSS0361
	VSS0362	VSS0362
	VSS0363	VSS0363
	VSS0364	VSS0364
	VSS0365	VSS0365
	VSS0366	VSS0366
	VSS0367	VSS0367
	VSS0368	VSS0368
	VSS0369	VSS0369
	VSS0370	VSS0370
	VSS0371	VSS0371
	VSS0372	VSS0372
	VSS0373	VSS0373
	VSS0374	VSS0374
	VSS0375	VSS0375
	VSS0376	VSS0376
	VSS0377	VSS0377
	VSS0378	VSS0378
	VSS0379	VSS0379
	VSS0380	VSS0380
	VSS0381	VSS0381
	VSS0382	VSS0382
	VSS0383	VSS0383
	VSS0384	VSS0384
	VSS0385	VSS0385
	VSS0386	VSS0386
	VSS0387	VSS0387
	VSS0388	VSS0388
	VSS0389	VSS0389
	VSS0390	VSS0390
	VSS0391	VSS0391
	VSS0392	VSS0392
	VSS0393	VSS0393
	VSS0394	VSS0394
	VSS0395	VSS0395
	VSS0396	VSS0396
	VSS0397	VSS0397
	VSS0398	VSS0398
	VSS0399	VSS0399
	VSS0400	VSS0400
	VSS0401	VSS0401
	VSS0402	VSS0402
	VSS0403	VSS0403
	VSS0404	VSS0404
	VSS0405	VSS0405
	VSS0406	VSS0406
	VSS0407	VSS0407
	VSS0408	VSS0408
	VSS0409	VSS0409
	VSS0410	VSS0410
	VSS0411	VSS0411
	VSS0412	VSS0412
	VSS0413	VSS0413
	VSS0414	VSS0414
	VSS0415	VSS0415
	VSS0416	VSS0416
	VSS0417	VSS0417
	VSS0418	VSS0418
	VSS0419	VSS0419
	VSS0420	VSS0420
	VSS0421	VSS0421
	VSS0422	VSS0422
	VSS0423	VSS0423
	VSS0424	VSS0424
	VSS0425	VSS0425
	VSS0426	VSS0426
	VSS0427	VSS0427
	VSS0428	VSS0428
	VSS0429	VSS0429
	VSS0430	VSS0430
	VSS0431	VSS0431
	VSS0432	VSS0432
	VSS0433	VSS0433
	VSS0434	VSS0434
	VSS0435	VSS0435
	VSS0436	VSS0436
	VSS0437	VSS0437
	VSS0438	VSS0438
	VSS0439	VSS0439
	VSS0440	VSS0440
	VSS0441	VSS0441
	VSS0442	VSS0442
	VSS0443	VSS0443
	VSS0444	VSS0444
	VSS0445	VSS0445






TV OUT CIRCUIT



Inventec Corporation

SF, No. 35, Section 2, Zhongyuan South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721



Title	Z11D (Merom+Crestline+ICH8M)		
Size	Document Number	Rev	0.4
Customer	TV Connector		
Date:	Tuesday, July 31, 2007	Sheet	26 of 48



Inventec Corporation


5F, No. 35, Section 2, Zhongyuan South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

Title			Z11D (Merom+Crestline+ICH8M)	Rev 0.4
Size	Document Number			
Customer	I/O Board CN(MB)			
Date:	Tuesday, July 31, 2007		Sheet 28 of 48	







LAN EEPROM


LAN POWER 1.2V



LAN POWER 1.8V





Please close to LAN chip




Inventec Corporation

5F, No. 35, Section 2, Zhongyong South Road
Beitou District, Taipei 11270, Taiwan
TEL:+886-2-2881-0721

File	Z11D (Merom+Crestline+ICH8M)		
Size	Document Number	LAN (88E8055B0)	Rev 0.4
Date	Tuesday, July 31, 2007	Sheet 29	of 48




Bluetooth CON.




Inventec Corporation


5F, No. 35, Section 2, Zhongyang South Road
Beikou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721



File	Z11D (Merom+Crestline+ICH8M)	Rev
Size	Document Number	0.4
Customer	USB&Bluetooth Connector	
Date:	Tuesday, July 31, 2007	Sheet 30 of 48

















Inventec Corporation


SF, No. 35, Section 2, Zhongyuan South Road
Beitou District, Taipei 11270, Taiwan
TEL:+886-2-2881-0721

File	Z11D (Merom+Crestline+ICH8M)		
Size	Document Number	Customer	Rev
Customer	SVLA/5VA/3VA		0.4
Date:	Tuesday, July 31, 2007	Sheet	38 of 48







[illegible]

<http://hobi-elektronika.net>

On Chip 5V to 3.3V regulator. No external regulator required
On-Chip power MOSFETS for supplying flash media card power.

PCIE Mini Card for 3G

Key Components:

- U37:** GL827 48V 48P 601980332401
- U38:** AT93C46C-105F-27 50IC 8P ATMEL_NU 601940181801_NU
- U39:** SD CARD READER CNM45-01 PLASTRON 602680115901
- U40:** MINI PCIE 52P 88905-5204 H=7.0mm ACES 602680091301
- U41:** SM CARD
- U42:** BAT54C-7 30V 200MA SOT23_NU
- U43:** BAT54C-7 30V 200MA SOT23_NU
- U44:** BAT54C-7 30V 200MA SOT23_NU
- U45:** BAT54C-7 30V 200MA SOT23_NU
- U46:** BAT54C-7 30V 200MA SOT23_NU
- U47:** BAT54C-7 30V 200MA SOT23_NU
- U48:** BAT54C-7 30V 200MA SOT23_NU
- U49:** BAT54C-7 30V 200MA SOT23_NU
- U50:** BAT54C-7 30V 200MA SOT23_NU
- U51:** BAT54C-7 30V 200MA SOT23_NU
- U52:** BAT54C-7 30V 200MA SOT23_NU
- U53:** BAT54C-7 30V 200MA SOT23_NU
- U54:** BAT54C-7 30V 200MA SOT23_NU
- U55:** BAT54C-7 30V 200MA SOT23_NU
- U56:** BAT54C-7 30V 200MA SOT23_NU
- U57:** BAT54C-7 30V 200MA SOT23_NU
- U58:** BAT54C-7 30V 200MA SOT23_NU
- U59:** BAT54C-7 30V 200MA SOT23_NU
- U60:** BAT54C-7 30V 200MA SOT23_NU
- U61:** BAT54C-7 30V 200MA SOT23_NU
- U62:** BAT54C-7 30V 200MA SOT23_NU
- U63:** BAT54C-7 30V 200MA SOT23_NU
- U64:** BAT54C-7 30V 200MA SOT23_NU
- U65:** BAT54C-7 30V 200MA SOT23_NU
- U66:** BAT54C-7 30V 200MA SOT23_NU
- U67:** BAT54C-7 30V 200MA SOT23_NU
- U68:** BAT54C-7 30V 200MA SOT23_NU
- U69:** BAT54C-7 30V 200MA SOT23_NU
- U70:** BAT54C-7 30V 200MA SOT23_NU
- U71:** BAT54C-7 30V 200MA SOT23_NU
- U72:** BAT54C-7 30V 200MA SOT23_NU
- U73:** BAT54C-7 30V 200MA SOT23_NU
- U74:** BAT54C-7 30V 200MA SOT23_NU
- U75:** BAT54C-7 30V 200MA SOT23_NU
- U76:** BAT54C-7 30V 200MA SOT23_NU
- U77:** BAT54C-7 30V 200MA SOT23_NU
- U78:** BAT54C-7 30V 200MA SOT23_NU
- U79:** BAT54C-7 30V 200MA SOT23_NU
- U80:** BAT54C-7 30V 200MA SOT23_NU
- U81:** BAT54C-7 30V 200MA SOT23_NU
- U82:** BAT54C-7 30V 200MA SOT23_NU
- U83:** BAT54C-7 30V 200MA SOT23_NU
- U84:** BAT54C-7 30V 200MA SOT23_NU
- U85:** BAT54C-7 30V 200MA SOT23_NU
- U86:** BAT54C-7 30V 200MA SOT23_NU
- U87:** BAT54C-7 30V 200MA SOT23_NU
- U88:** BAT54C-7 30V 200MA SOT23_NU
- U89:** BAT54C-7 30V 200MA SOT23_NU
- U90:** BAT54C-7 30V 200MA SOT23_NU
- U91:** BAT54C-7 30V 200MA SOT23_NU
- U92:** BAT54C-7 30V 200MA SOT23_NU
- U93:** BAT54C-7 30V 200MA SOT23_NU
- U94:** BAT54C-7 30V 200MA SOT23_NU
- U95:** BAT54C-7 30V 200MA SOT23_NU
- U96:** BAT54C-7 30V 200MA SOT23_NU
- U97:** BAT54C-7 30V 200MA SOT23_NU
- U98:** BAT54C-7 30V 200MA SOT23_NU
- U99:** BAT54C-7 30V 200MA SOT23_NU
- U100:** BAT54C-7 30V 200MA SOT23_NU



Connectors:

- CN33:** SD & MMC
- CN34:** SM CARD
- CN35:** MINI PCIE
- CN36:** USB
- CN37:** USB
- CN38:** USB
- CN39:** USB
- CN40:** USB
- CN41:** USB
- CN42:** USB
- CN43:** USB
- CN44:** USB
- CN45:** USB
- CN46:** USB
- CN47:** USB
- CN48:** USB
- CN49:** USB
- CN50:** USB
- CN51:** USB
- CN52:** USB
- CN53:** USB
- CN54:** USB
- CN55:** USB
- CN56:** USB
- CN57:** USB
- CN58:** USB
- CN59:** USB
- CN60:** USB
- CN61:** USB
- CN62:** USB
- CN63:** USB
- CN64:** USB
- CN65:** USB
- CN66:** USB
- CN67:** USB
- CN68:** USB
- CN69:** USB
- CN70:** USB
- CN71:** USB
- CN72:** USB
- CN73:** USB
- CN74:** USB
- CN75:** USB
- CN76:** USB
- CN77:** USB
- CN78:** USB
- CN79:** USB
- CN80:** USB
- CN81:** USB
- CN82:** USB
- CN83:** USB
- CN84:** USB
- CN85:** USB
- CN86:** USB
- CN87:** USB
- CN88:** USB
- CN89:** USB
- CN90:** USB
- CN91:** USB
- CN92:** USB
- CN93:** USB
- CN94:** USB
- CN95:** USB
- CN96:** USB
- CN97:** USB
- CN98:** USB
- CN99:** USB
- CN100:** USB

Resistors:

- R584:** 0.5% 1/10W 0603
- R585:** 0.5% 1/10W 0603
- R586:** 0.5% 1/10W 0603
- R587:** 0.5% 1/10W 0603
- R588:** 0.5% 1/10W 0603
- R589:** 0.5% 1/10W 0603
- R590:** 0.5% 1/10W 0603
- R591:** 0.5% 1/10W 0603
- R592:** 0.5% 1/10W 0603
- R593:** 0.5% 1/10W 0603
- R594:** 0.5% 1/10W 0603
- R595:** 0.5% 1/10W 0603
- R596:** 0.5% 1/10W 0603
- R597:** 0.5% 1/10W 0603
- R598:** 0.5% 1/10W 0603
- R599:** 0.5% 1/10W 0603
- R600:** 0.5% 1/10W 0603
- R601:** 0.5% 1/10W 0603
- R602:** 0.5% 1/10W 0603
- R603:** 0.5% 1/10W 0603</

[illegible]










Inventec Corporation

SF, No. 35, Section 2, Zhongyuan South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

Title		Z11D (Merom+Crestline+ICH8M)	
Size	Document Number	Audio Board	
Customer	Rev	0.4	
Date:	Tuesday, July 31, 2007	Sheet	45 of 48

USB BOARD

LID Switch



Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

<OrgAddr4:

Title	Z11D (Merom+Crestline+ICH8M)
-------	------------------------------




Size	Document Number
Custom	USB Board

Date: Tuesday, July 31, 2007


Sheet 46 of 48

Rev
0.4

LED



GP CNN



Inventec Corporation

SF, No. 35, Section 2, Zhongyang South Road
Beikou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

Title: Z11D (Merom+Crestline+ICH8M)
Size: 0.4
Customer: Glide Board
Date: Tuesday, July 31, 2007 Sheet 47 of 48

SW BOARD

WIRELESS LAN BUTTOM



POWER SWITCH

