

2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform
Ivy Bridge (rPGA989)
Panther Point PCH

REV:-1
2012-03-15

DY:No stuff
DIS_PX:Only DIS install

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

2012 S-Series Richie 13.3


Rev
-1

Date: Wednesday, March 14, 2012

Sheet 1 of 103

S-Series Richie Block Diagram

(Muxless)



PCH Strapping

Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TVS	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation. DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms $\pm 5\%$ resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms $\pm 5\%$ series resistor. The PROC_SELECT signal would need a 2.2 kOhms $\pm 5\%$ pull-up resistor to PCH VccDFTERM.
SATA1GP/ GPIO19	This Signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA_DOCK_EN# /GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel? HD Audio dock signals to the corresponding Cougar Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-k Ω to 10-k Ω pull-up to +V3.3A power-rail. Note: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft trap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).

Processor Strapping

Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1K ohm resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2] CFG2 is for the 16x	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed	1
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull down to GND through a 1K Ω $\pm$ 5% resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	11
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 303V_S0 108V_S0 105V_S0 1085V_S0 VCC3A 0075V_S0 VCC_CORE VCC_GFXCORE VGA_CORE 108V_VGA_S0 303V_VGA_S0 105V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
105V_S3 DDR_VREF_S3	5V 1.5V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 303V_S5 303V_AUX_S5	9V-14.1V 9V-19.5V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
303V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
303V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 303V_S5 in Sx

PCIe Routing

LANE1	X
LANE2	X
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	LAN
LANE7	X
LANE8	X

USB 2.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

USB3.0 Table

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

SATA Table

Pair	SATA Device
0	HDD
1	ODD
2	N/A
3	N/A
4	N/A
5	N/A

SMBus ADDRESSES


I ² C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
D1MM1 D1MM2 Touch-Pad		PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA
N/A		PCH_SMB0_CLK/PCH_SMB0_DATA
KBC 6781_Thermal IC GPU_Thames PRO G-Sensor	1001100 0X41 0XS2	PCH_SML1CLK/PCH_SML1DATA PCH_SML1CLK/PCH_SML1DATA PCH_SML1CLK/PCH_SML1DATA

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	3 of 103

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)




NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

BOM Note:1st/2nd/3rd Add in BOM

<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU(1/7): DMI/PEG/FDI			
Size	Document Number	Sheet	Rev
A3		4	-1
2012 S-Series Richie 13.3			
Date: Wednesday, March 14, 2012		of	103

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



CPU(3/7)

IVY BRIDGE PROCESSOR (DDR3)



<Core Design>

緯創資通




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU(3/7) : DDR3	
Size	Document Number	2012 S-Series Richie 13.3	Rev -1
Custom			
Date:	Wednesday, March 14, 2012	Sheet 6	of 103

CPU(4/7) IVY BRIDGE PROCESSOR (POWER)

POWER

PROCESSOR CORE POWER




PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES

IVY-BRIDGE




PROCESSOR UNCORE POWER




8.5A

1D05V_S0

Route these three net together



reserve PAD for ESD



PUT CLOSE CPU

VCCSENSE 42

VSSSENSE 42

VCCIOSENSE

VSSSENSE_VCCIO

VTTSENSE 45

VSSSENSE 45

1D05V_S0

PUT CLOSE CPU

PUT CLOSE CPU

PUT CLOSE CPU

PUT CLOSE CPU

PUT CLOSE CPU

PUT CLOSE CPU

PUT CLOSE CPU

PUT CLOSE CPU

PUT CLOSE CPU

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(4/7) : PWR			
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	7 of 103

CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)

POWER



GRAPHICS

1.8V RAIL


SNB: No Connect
IVB: VSS

H_VCCP_SEL	Voltage
1	1.05V
0	1.0V

S3 Power Reduction Circuit Processor VREF_DQ Implementation



M3 - Processor Generated SO-DIMM VREF_DQ



12~16A

330U*1 10U*6

TC803

80.3371V.A2L

2nd = 77.22771.00L

20120131PVR

1D5V_S0

6A

VCCSA

TC802

1st = 77.23371.13L

2ND = 79.33719.L0L

VCCSA

R801

100R2J-2-GP

VCCSA_SENSE

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_VCCP_SEL

H_SNB_IVB_PWRCTRL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

CPU(5/7) : GFX/PWR			
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	8 of 103

CPU(6/7)

IVY BRIDGE PROCESSOR (GND)





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU(6/7) : GND			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date: Wednesday, March 14, 2012		Sheet 9 of	103

IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap		0:Enable eDP
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port	

PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
1-CP CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 11 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 12 of 103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012		
	Sheet	13	of 103

```

-->> M_A_DQS#[7:0] 6
-->> M_A_DQS[7:0] 6
-->> M_A_A[15:0] 6

```



SODIMM A DECOUPLING

Layout Note:
Place these Caps near
SO-DIMMA.

<Core Design:

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
DDR3 SO-DIMM1			
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	14 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 16 of	103

INTVRMEN- Integrated
SUS 1.05V VRM Enable
High - Enable internal VRs



PCH(2/9)

Media




WLAN

LAN

Media

WLAN

LAN



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH : PCI/USB/NVRAM/RSVD

Size

A3

Document Number

2012 S-Series Richie 13.3

Date

Wednesday, March 14, 2012

Sheet

18




of

103

Rev

-1


PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support


Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespective.

AMT/ME COMPLIANCY TEST CONN.



<Core Design>

PCH(4/9)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH(4/9) : LVDS/CRT/DDI		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 20 of 103

S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0

S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0

Boot BIOS Strap		
GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

USB	
Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

USB	
Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

PCB Labels: PANTHER-GP-NF







Component Footprints: R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100, R101, R102, R103, R104, R105, R106, R107, R108, R109, R110, R111, R112, R113, R114, R115, R116, R117, R118, R119, R120, R121, R122, R123, R124, R125, R126, R127, R128, R129, R130, R131, R132, R133, R134, R135, R136, R137, R138, R139, R140, R141, R142, R143, R144, R145, R146, R147, R148, R149, R150, R151, R152, R153, R154, R155, R156, R157, R158, R159, R160, R161, R162, R163, R164, R165, R166, R167, R168, R169, R170, R171, R172, R173, R174, R175, R176, R177, R178, R179, R180, R181, R182, R183, R184, R185, R186, R187, R188, R189, R190, R191, R192, R193, R194, R195, R196, R197, R198, R199, R200, R201, R202, R203, R204, R205, R206, R207, R208, R209, R210, R211, R212, R213, R214, R215, R216, R217, R218, R219, R220, R221, R222, R223, R224, R225, R226, R227, R228, R229, R230, R231, R232, R233, R234, R235, R236, R237, R238, R239, R240, R241, R242, R243, R244, R245, R246, R247, R248, R249, R250, R251, R252, R253, R254, R255, R256, R257, R258, R259, R260, R261, R262, R263, R264, R265, R266, R267, R268, R269, R270, R271, R272, R273, R274, R275, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R287, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R313, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808,

USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

USB	
Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE




USB	
Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE



 Wistron Corporation 21F, 89, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH(5/9) : PCI/USB/NVM	
Size A3	Document Number 2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 21 of 103 Rev -1

 Wistron Corporation 21F, 89, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH(5/9) : PCI/USB/NVM	
Size A3	Document Number 2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 21 of 103 Rev -1

PCH(6/9)




VRAM ID TABLE

PCH_GPIO39	PCH_GPIO38	VENDER
0	1	Samsung
1	0	Hynix
1	1	Elpida
0	0	UMA


GDDR5/DDR3 TABLE

2012 Chief River	PCH GPIO 12
Richie U&D (13 inches)	0 (13") GDDR5
Rocky U&D (14 inches)	1(14",15",17")DDR3
Rocky U&D (15/17 inches)	1(14",15",17")DDR3






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



GPIO

NCTF



PCH(8/9)

POWER

USB

Clock and Miscellaneous

PCI/GPIO/LPC

SATA

MISC

CPU

RTC

HDA

2.925A

97mA

1mA

1mA

266mA

2mA

1.01A

80mA

80mA

160mA

55mA

95mA

1mA

6uA

10mA



AF33, AF34 and AG34 should be VCCDIFFCLKN[3:1]

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH(8/9) : PWR2		
Size	Document Number				Rev
A3	2012 S-Series Richie 13.3				-1
Date:	Wednesday, March 14, 2012		Sheet	24	of 103

PCH(9/9)



<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH(9/9) : GND		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size

Document Number

Rev

A3

2012 S-Series Richie 13.3

-1

Date: Wednesday, March 14, 2012


Sheet 26 of 103

1



4 WIRE PWM Fan Control circuit

FAN PWM LEVEL = 5V


20mil



A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L




Thermal IC Control circuit



T8 H/W Shutdown Control circuit

Degree	Rset
95	25.5K
90	22.1K
85	18.7K



Layout: PUT U2805 Bottom side and close CPU
PUT R2806 Close U2806





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title Thermal G781 / FAN

Size A3 Document Number 2012 S-Series Richie 13.3 Rev -1

Date: Wednesday, March 14, 2012 Sheet 28 of 103




Pre-AMP. for External MIC






<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
External MIC Pre-Amp			
Size A3	Document Number	2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet	30 of	103



HeadPhone OUT




Audio Board +Touch Pad Connector



Speaker Connector




CardReader JMicron JMB709

D3E Detection Table

D3E_CPPE#	Status
H	D3E mode
L	Normal mode

CR1_CDxN Detection Table

CR1_CDxN		Card Type
1	0	
H	H	(No Card)
H	L	SD Card/MMC
L	H	MemoryStick
L	L	XD Card



Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DAT0	MS1_DAT0
MDIO1		SD1_DAT1	MS1_DAT1
MDIO2		SD1_DAT2	MS1_DAT2
MDIO3		SD1_DAT3	MS1_DAT3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DAT3	MS1_DAT4
MDIO9		MMC_DAT5	MS1_DAT5
MDIO10		MMC_DAT6	MS1_DAT6
MDIO11		MMC_DAT7	MS1_DAT7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SD/MS/MMC CONNECTOR	
Size	Document Number	Rev		
A3	2012 S-Series Richie 13.3	-1		
Date:	Wednesday, March 14, 2012	Sheet	33	of 103

The schematic diagram illustrates the LAN controller interface. It features four horizontal signal lines, each with a label on the left and a connection point on the right. The lines are:

- LAN_GPO**: Connected to resistor R3406, which is in series with a 10KR2J-3-CP component, leading to the 3D3V_LAN_S5 signal source.
- LAN_SMBDATA**: Connected to resistor R3418, which is in series with a 10KR2J-3-CP component, leading to the 3D3V_LAN_S5 signal source.
- EEDI**: Connected to resistor R3408, which is in series with a 10KR2J-3-CP component, leading to the 3D3V_LAN_S5 signal source.
- EECs**: Connected to resistor R3409, which is in series with a 10KR2J-3-CP component, leading to the 3D3V_LAN_S5 signal source.

 The 3D3V_LAN_S5 signal source is represented by a red circle with a red dot in the center, located at the top right of the diagram.

LanChip Power

[illegible][illegible]

REGOUT

L3401

IND-AD7UH-192-GP

68.4R750.20C

2nd = 68.4R71E.100
3rd = 68.4R71G.10G

C3401

C3413

SCD1U603/3Xx-GP

SCD1U62X/3Xx-56P

2

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

3

[illegible]

20120112 PV-R

R3405 1 2 OR0402-PAD

3D3V_LAN_S5

ENSWREG

R3407
OR2J-2-GP
DY

ENSWREG (REGOUT 1D05V)
PH = Enable
PL = Disable

3D3V_S5

Q3401
DMP2305U-7-GP

D

84.02305.G31
2ND = 84.02377.031
3rd = 84.0235.031
20120210PV-R

C3402
SC1U10V32Y-6GP

R3401
100KR2J-1-GP

LAN_POWER_EN# R

C3425
SC01U10V32Y-6GP

R3402
10KR2F-2-GP

Q3402
2N7002KDW-GP

GP

LAN_POWER_EN#

84.2N702.A3F


2nd = 84.2N702.E3F
3rd = 84.2N702.F3F

27.38 ADP_PRE >>>



<<< PM_SLP_S3# 8

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		Lan Realtek 8151FH	
Size A3	Document Number	2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012		Sheet 34 of	103

White LED for connectivity and Amber LED for activity located on RJ-45 connector






RJ45 Connector




- (1)route on bottom as differential pairs.
- (2)Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3)No vias, No 90 degree bends.
- (4)pairs must be equal lengths.
- (5)6mil trace width,12mil separation.
- (6)36mil between pairs and any other trace.
- (7)Must not cross ground moat, except RJ-45 moat.

+5VALW to +5VS Transfer
+3VALW to +3VS Transfer
+1.5VU to +1.5VS Transfer
+V1.05M_LAN to +V1.05S Transfer



<Core Design>

POK




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
POK				
Size	Document Number			Rev
A3	2012 S-Series Richie 13.3			-1
Date:	Wednesday, March 14, 2012	Sheet	37 of	103

ADP OCP



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ADP OCP

Size

Document Number

2012 S-Series Richie 13.3

Rev


Date: Wednesday, March 14, 2012

Sheet 3




of

103


Battery Connector




BT+	1	AFTP3901	AFTE14P-GP
BT+	2	AFTP3902	AFTE14P-GP
AB1A_DATA R	3	AFTP3903	AFTE14P-GP
AB1A_CLK R	4	AFTP3904	AFTE14P-GP
MAIN_BAT_DET# C	5	AFTP3905	AFTE14P-GP
OCP_MAIN# C	6	AFTP3906	AFTE14P-GP
GND	7	AFTP3907	AFTE14P-GP
GND	8	AFTP3908	AFTE14P-GP



BQ24736 for CHARGER




TPS51123 for 3V5V




Title			
ISL95832 IMVP7-1/3			
Size A2	Document Number		Rev
	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012		Sheet 42 of 103

DCBATOUT PWR_VCCCORE2_DCBATOUT



DCBATOUT PWR_VCCCORE1_DCBATOUT




Vcc_core
Iccmax=53A
Itcdc=36A
OCP>65A

42 PWR_VCORE_HG2
42 PWR_VCORE_SW2
42 PWR_VCORE_LG2

PU4303
FDMS7698-GP
84.07698.037
2nd = 84.06414.037

PU4304
FDMS0302S-GP
84.00302.037
2nd = 84.06512.037

PWR_VCCCORE2_DCBATOUT



SNUBBER

PL4302

IND-D24UH-1-GP
68.R2410.201
2nd = 68.R2610.101

VCC_CORE

PT4304
ST470UF2VDM-GP
1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL


PT4305
ST470UF2VDM-GP
1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL

PWR_VCORE_CSREF_R_2

PR4272
10R2F-L-GP

PWR_VCORE_CSREF

PWR_VCCCORE1_DCBATOUT



SNUBBER

PL4301

IND-D24UH-1-GP
68.R2410.201
2nd = 68.R2610.101

VCC_CORE

PT4301
ST470UF2VDM-GP
1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL

PT4303
ST470UF2VDM-GP
1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL

PWR_VCORE_CSREF_R

PR4271
10R2F-L-GP

PWR_VCORE_CSREF

42 PWR_VCORE_HG1
42 PWR_VCORE_SW1
42 PWR_VCORE_LG1

PU4301
FDMS7698-GP
84.07698.037
2nd = 84.06414.037

PU4302
FDMS0302S-GP
84.00302.037
2nd = 84.06512.037

R4301
4D7R3J-L1-GP
RF-DY
EC4302
SC680P50V2KX-2GP
RF-DY 42


PWR_VCORE_SW1_R

PWR_VCORE_SWN1

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			ISL95832 IMVP7-2/3		
Size	Document Number	Rev			
A3	2012 S-Series Richie 13.3	-1			
Date:	Wednesday, March 14, 2012	Sheet	43	of	103



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ISL95832 IMVP7-3/3
Size	Document Number	Rev	-1
A3	2012 S-Series Richie 13.3		
Date:	Monday, March 19, 2012	Sheet	44 of 103




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
TPS51218 1D05V / 1D0V

Size A3 Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012 Sheet 45 of 103



RT8068A for 1D8V_S0




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		1D8V_S0	
Size	Document Number	2012 S-Series Richie 13.3	
A3			Rev -1
Date:	Wednesday, March 14, 2012	Sheet 47	of 103


TPS51461 for VCCSA

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V







<Core Design>

LCD Connector




CARMER PINDEFINE


No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-



CAMERA



LCD POWER CIRCUIT



LED BACKLIGHT CONVERTER POWER

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







Title

Size A3 Document Number 2012 S-Series Richie 13.3 Rev -1


Date: Wednesday, March 14, 2012 Sheet 49 of 103

HDMI Connector




20120130PV-R



Close to PCH



Close to HDMI Connector



Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

<Core Design>

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1


Date: Wednesday, March 14, 2012

Sheet 52 of 103

1


WLAN Connector

Mini-Card--WLAN (Half)



WWAN Connector

Mini-Card--WWAN






3D3V_WWAN	1	AFTP5401	AFTE14P-GP
BT_COMBO#_W5	1	AFTP5402	AFTE14P-GP
WWAN_TP	1	AFTP5403	AFTE14P-GP
UIM_PWR	1	AFTP5404	AFTE14P-GP
UIM_DATA	1	AFTP5405	AFTE14P-GP
UIM_CLK	1	AFTP5406	AFTE14P-GP
UIM_RST	1	AFTP5407	AFTE14P-GP
UIM_VPP	1	AFTP5408	AFTE14P-GP
WIFI_RF_EN#	1	AFTP5409	AFTE14P-GP
PLT_RST#	1	AFTP5410	AFTE14P-GP
3D3V_WWAN	1	AFTP5411	AFTE14P-GP
WWAN_DET#	1	AFTP5412	AFTE14P-GP
3D3V_WWAN	1	AFTP5413	AFTE14P-GP
3D3V_WWAN	1	AFTP5414	AFTE14P-GP
WW_LED#	1	AFTP5415	AFTE14P-GP
BT_COMBO#_W51	1	AFTP5416	AFTE14P-GP
3D3V_WWAN	1	AFTP5417	AFTE14P-GP

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 55 of	103

ODD Connector



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

Document Number

Rev

A3

2012 S-Series Richie 13.3

-1

Date: Wednesday, March 14, 2012

Sheet 57 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Sheet

58

of

103

Rev

-1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

2012 S-Series Richie 13.3


-1

Date: Wednesday, March 14, 2012


Sheet 59 of 103

1


SSID = Flash.ROM



SPI Layout Note



SYSTEM SPI ROM Socket




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Flash
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	60 of 103


Right Side USB 2.0 Connector




Left Side USB 3.0 Connector



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)




Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)




USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+



USB POWER



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB3.0

Size

	Document Number
--	-----------------

2012 S-Series Richie 13.3

Rev

Date: Wednesday, March 14, 2012

Sheet 62 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
2012 S-Series Richie 13.3




Rev
-1

Date: Wednesday, March 14, 2012


Sheet 63 of 103

1

Finger Printer Connector



ACCELEROMETER



<Core Design>

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012		
	Sheet	66	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Rev

-1


Sheet

67


of

103

WLAN / WWAN POWER LED



HDD LED



Keyboard Connector

<< KS[0..7] 27,82,97
>> KSO[0..15] 27,97

KB1

ACES-CON30-8-GP-U
20.K0524.030
2nd = 20.K0626.030

3D3_CAPS_LED1

R6904
560R2J-3-GP

3D3V_S0

KB_CAPS_LED 27,97

PLT_DET
KB_CAPS_LED

AFTP6928 AFTE14P-GP
AFTP6927 AFTE14P-GP
AFTP6926 AFTE14P-GP
AFTP6925 AFTE14P-GP
AFTP6924 AFTE14P-GP
AFTP6923 AFTE14P-GP
AFTP6922 AFTE14P-GP
AFTP6921 AFTE14P-GP
AFTP6920 AFTE14P-GP
AFTP6919 AFTE14P-GP
AFTP6918 AFTE14P-GP
AFTP6917 AFTE14P-GP
AFTP6916 AFTE14P-GP
AFTP6915 AFTE14P-GP
AFTP6914 AFTE14P-GP
AFTP6913 AFTE14P-GP
AFTP6912 AFTE14P-GP
AFTP6911 AFTE14P-GP
AFTP6910 AFTE14P-GP
AFTP6909 AFTE14P-GP
AFTP6908 AFTE14P-GP
AFTP6907 AFTE14P-GP
AFTP6906 AFTE14P-GP
AFTP6905 AFTE14P-GP

KS11
KS17
KS16
KSO9
KS14
KS15
KSO0
KS12
KS13
KSO5
KSO1
KS10
KSO2
KSO4
KSO7
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15

PLT_DET
KB_CAPS_LED
3D3_CAPS_LED
3D3_CAPS_LED

PLT_DET 21,27

3D3V_S0


KB_CAPS_LED 27,97

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Key Board/Touch Pad

2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012 Sheet 69 of 103

[illegible]

Keyboard Connector

<< KS[0..7] 27,82,97
>> KSO[0..15] 27,97

KB1

ACES-CON30-8-GP-U
20.K0524.030
2nd = 20.K0626.030

3D3_CAPS_LED1

R6904
560R2J-3-GP

3D3V_S0

KB_CAPS_LED 27,97

PLT_DET
KB_CAPS_LED

AFTP6928 AFTE14P-GP
AFTP6927 AFTE14P-GP
AFTP6926 AFTE14P-GP
AFTP6925 AFTE14P-GP
AFTP6924 AFTE14P-GP
AFTP6923 AFTE14P-GP
AFTP6922 AFTE14P-GP
AFTP6921 AFTE14P-GP
AFTP6920 AFTE14P-GP
AFTP6919 AFTE14P-GP
AFTP6918 AFTE14P-GP
AFTP6917 AFTE14P-GP
AFTP6916 AFTE14P-GP
AFTP6915 AFTE14P-GP
AFTP6914 AFTE14P-GP
AFTP6913 AFTE14P-GP
AFTP6912 AFTE14P-GP
AFTP6911 AFTE14P-GP
AFTP6910 AFTE14P-GP
AFTP6909 AFTE14P-GP
AFTP6908 AFTE14P-GP
AFTP6907 AFTE14P-GP
AFTP6906 AFTE14P-GP
AFTP6905 AFTE14P-GP

KS11
KS17
KS16
KSO9
KS14
KS15
KSO0
KS12
KS13
KSO5
KSO1
KS10
KSO2
KSO4
KSO7
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15

PLT_DET
KB_CAPS_LED
3D3_CAPS_LED
3D3_CAPS_LED

PLT_DET 21,27

3D3V_S0

KB_CAPS_LED 27,97

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Key Board/Touch Pad

2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012 Sheet 69 of 103

[illegible][illegible]

Keyboard Connector

<< KS[0..7] 27,82,97
>> KSO[0..15] 27,97

KB1

ACES-CON30-8-GP-U
20.K0524.030
2nd = 20.K0626.030

3D3_CAPS_LED1

R6904
560R2J-3-GP

3D3V_S0

KB_CAPS_LED 27,97

PLT_DET
KB_CAPS_LED

AFTP6928 AFTE14P-GP
AFTP6927 AFTE14P-GP
AFTP6926 AFTE14P-GP
AFTP6925 AFTE14P-GP
AFTP6924 AFTE14P-GP
AFTP6923 AFTE14P-GP
AFTP6922 AFTE14P-GP
AFTP6921 AFTE14P-GP
AFTP6920 AFTE14P-GP
AFTP6919 AFTE14P-GP
AFTP6918 AFTE14P-GP
AFTP6917 AFTE14P-GP
AFTP6916 AFTE14P-GP
AFTP6915 AFTE14P-GP
AFTP6914 AFTE14P-GP
AFTP6913 AFTE14P-GP
AFTP6912 AFTE14P-GP
AFTP6911 AFTE14P-GP
AFTP6910 AFTE14P-GP
AFTP6909 AFTE14P-GP
AFTP6908 AFTE14P-GP
AFTP6907 AFTE14P-GP
AFTP6906 AFTE14P-GP
AFTP6905 AFTE14P-GP

KS11
KS17
KS16
KSO9
KS14
KS15
KSO0
KS12
KS13
KSO5
KSO1
KS10
KSO2
KSO4
KSO7
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15

PLT_DET
KB_CAPS_LED
3D3_CAPS_LED
3D3_CAPS_LED

PLT_DET 21,27

3D3V_S0

KB_CAPS_LED 27,97

<< PLT_DET 21,27
>> KB_CAPS_LED 27,97

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Key Board/Touch Pad

Size A3 Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012 Sheet 69 of 103

Rev -1

[illegible][illegible]

Keyboard Connector

<< KS[0..7] 27,82,97
>> KSO[0..15] 27,97

KB1

ACES-CON30-8-GP-U
20.K0524.030
2nd = 20.K0626.030

3D3_CAPS_LED1

R6904
560R2J-3-GP

3D3V_S0

KB_CAPS_LED 27,97

PLT_DET
KB_CAPS_LED

AFTP6928 AFTE14P-GP
AFTP6927 AFTE14P-GP
AFTP6926 AFTE14P-GP
AFTP6925 AFTE14P-GP
AFTP6924 AFTE14P-GP
AFTP6923 AFTE14P-GP
AFTP6922 AFTE14P-GP
AFTP6921 AFTE14P-GP
AFTP6920 AFTE14P-GP
AFTP6919 AFTE14P-GP
AFTP6918 AFTE14P-GP
AFTP6917 AFTE14P-GP
AFTP6916 AFTE14P-GP
AFTP6915 AFTE14P-GP
AFTP6914 AFTE14P-GP
AFTP6913 AFTE14P-GP
AFTP6912 AFTE14P-GP
AFTP6911 AFTE14P-GP
AFTP6910 AFTE14P-GP
AFTP6909 AFTE14P-GP
AFTP6908 AFTE14P-GP
AFTP6907 AFTE14P-GP
AFTP6906 AFTE14P-GP
AFTP6905 AFTE14P-GP

KS11
KS17
KS16
KSO9
KS14
KS15
KSO0
KS12
KS13
KSO5
KSO1
KS10
KSO2
KSO4
KSO7
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15

PLT_DET
KB_CAPS_LED
3D3_CAPS_LED
3D3_CAPS_LED

PLT_DET 21,27

3D3V_S0

KB_CAPS_LED 27,97

<< PLT_DET 21,27
>> KB_CAPS_LED 27,97

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Key Board/Touch Pad

Size A3 Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012 Sheet 69 of 103

Rev -1

[illegible]

Keyboard Connector

<< KS[0..7] 27,82,97
>> KSO[0..15] 27,97

KB1

ACES-CON30-8-GP-U
20.K0524.030
2nd = 20.K0626.030

3D3_CAPS_LED1

R6904
560R2J-3-GP

3D3V_S0

KB_CAPS_LED 27,97

PLT_DET
KB_CAPS_LED

AFTP6928 AFTE14P-GP
AFTP6927 AFTE14P-GP
AFTP6926 AFTE14P-GP
AFTP6925 AFTE14P-GP
AFTP6924 AFTE14P-GP
AFTP6923 AFTE14P-GP
AFTP6922 AFTE14P-GP
AFTP6921 AFTE14P-GP
AFTP6920 AFTE14P-GP
AFTP6919 AFTE14P-GP
AFTP6918 AFTE14P-GP
AFTP6917 AFTE14P-GP
AFTP6916 AFTE14P-GP
AFTP6915 AFTE14P-GP
AFTP6914 AFTE14P-GP
AFTP6913 AFTE14P-GP
AFTP6912 AFTE14P-GP
AFTP6911 AFTE14P-GP
AFTP6910 AFTE14P-GP
AFTP6909 AFTE14P-GP
AFTP6908 AFTE14P-GP
AFTP6907 AFTE14P-GP
AFTP6906 AFTE14P-GP
AFTP6905 AFTE14P-GP

KS11
KS17
KS16
KSO9
KS14
KS15
KSO0
KS12
KS13
KSO5
KSO1
KS10
KSO2
KSO4
KSO7
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15

PLT_DET
KB_CAPS_LED
3D3_CAPS_LED
3D3_CAPS_LED

PLT_DET 21,27

3D3V_S0

KB_CAPS_LED 27,97

<< PLT_DET 21,27
>> KB_CAPS_LED 27,97

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Key Board/Touch Pad

Size A3 Document Number
2012 S-Series Richie 13.3 Rev -1



Date: Wednesday, March 14, 2012 Sheet 69 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 70 of 103	

24 PIN LPC DEBUG CONN.



(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 72 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012

Sheet

73

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Rev

-1

Sheet

74

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 75 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 76 of 103	

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 77 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 78 of 103	

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 79 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Rev

-1

Sheet


80

of


103

(Blanking)


<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012		Sheet 81 of 103

Adaptor in to generate DCBATOUT




Power Button +Quick Lanch board





dGPU reset for PX/SG transitions




CONFIGURATION STRAPS

ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 3K RESISTOR
X= DESIGN DEPENDANT
NA= NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1




GPIO_13	GPIO_12	GPIO_11	Memory Aperture Size
0	0	1	512MB/256MB memory aperture (Default)
1	1	0	reserved

JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




GDDR3/GDDR5 Memory Stuff Option

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R







C	R1	R2	R3
120 pF	51 Ω	10 Ω	5 kΩ







<Core Design>


MEM ID3	MEM ID2	MEM ID1	MEM ID0	MEM ID VALUE	Vendor & PN	DIE Ver
NC	NC	0	0	0	Samsung(128X16) K4G20325FC-HC04	C
NC	NC	1	0	1	Samsung(128X16) K4G20325FC-FC04	D
NC	NC	0	1	1	Hynix(128MX16) H5GQZ2H4FR-T2C	M
NC	NC	1	1	3	Hynix(128MX16) H5GQZ2H4FR-T2C	M
NC	NC	0	0	0	Elpida(128MX16) EDW2032BB86-50-F	A
NC	NC	NC	NC	NC	UMA	
Reserve Pul-Right Resistor for MEM_ID2/MEM_ID3		0= Old Die 1= New Die	WYOS 1 : Samsung WYOS 2 : Hynix WYOS 3 : Elpida			





GPIO SIDE		GP132/VQDD
P10_15_PWRCNTL_0	GPIO_20_PWRCNTL_1	VGA_CORE
0	0	1V
1	0	0.9V




SSEL0 (Pin 3)	SSEL0 (Pin 7)	Spread Percent (%) SSCLK (Pin 5)
Low (VSS)	Low (VSS)	Spread Of No Spread
Low (VSS)	Middle (Floating)	-0.50%
Low (VSS)	High (VDD)	-2.5%
Middle (Floating)	Low (VSS)	-0.25%
Middle (Floating)	Middle (Floating)	-0.75%
Middle (Floating)	High (VDD)	-1.0%
High (VDD)	Low (VSS)	-1.5%
High (VDD)	Middle (Floating)	-2.0%
High (VDD)	High (VDD)	-3.0%




Recommended Clock-Input Configurations	
Memory Type	Description
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)








GDDR5 Table

Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24AFR-T2C	635930-352
SAMSUNG	K4G20325FD-FC04	635930-952
ELPIDA	EDW10328BB6-50-F	635930-152




Hynix --> 64M*32



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.


File
Size A2 Document Number
Date: Wednesday, March 14, 2012 Sheet 88 of 103
GPU-VRAM1.2 (1/4)
2012 S-Series Richie 13.3
Rev -1



20100903 X01: Change VRAM1,VRAM2 to GDDR5.
20100908 X01: Modify VRAM net name for Mirror Function.

GDDR5 Table

Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24MFR-T2C	72.05224.00U
SAMSUNG	K4G20325FC-HC04	72.20325.00U



20100903 X01: Change VRAM1,VRAM2 to GDDR5.
20100908 X01: Modify VRAM net name for Mirror Function.

<Core Design>

(Blanking)


(Blanking)

+VGA CORE

GPU Power ID Table

Thames Pro S3 GDDR5

GPU SIDE		UP1527QDD
PWRCNTL_0	PWRCNTL_1	VGA_CORE
0	0	1V
1	0	0.9V



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA_ISL95870Size
A3

Document Number

2012 S-Series Richie 13.3

Rev

Date: Monday, March 19, 2012

Sheet 92 of 103


Sheet 92 of 103

5.3 Power-Up/Down Sequence


Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

3D3V_VGA_S0 > VGA_CORE > 1V_VGA_S0 > 1D5V_VGA_S0 > 1D8V_VGA_S0



1D5V_VGA_S0



RT9025 for 1V_S0

Iomax>1.2A
1.6A
Vo(cal.)=1.005V

(Blanking)

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 94 of	103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 95 of	103


5V_S5 9 PCS




1D8V_PWR 2 PCS




1V_VGA_S0 2 PCS




1D8V_VGA_S0 2 PCS




VGA_CORE 2 PCS




1D5V_VGA_S0 2 PCS




1D5V_S3 8 PCS




VCCSA 1 PCS




VCC_CORE 4 PCS









1D05V_S0 11 PCS



3D3V_S5 11 PCS




DCBATOUT 21 PCS



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 96	of 103




	5	4	3	2	1
D					
C					
B					
A					

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change History</i>			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 98 of	103

S-Series Power Sequence and Reset Signal Timing



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Sequence

Size
A3

Document Number


2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 99 of 103

S-Series POWER BLOCK DIAGRAM



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page

Power Block Diagram

Size

Document Number

2012 S-Series Richie 13.3


ev

Date: Wednesday, March 14, 2012

Sheet 100 of 103

03

S-Series SMBUS BLOCK DIAGRAM



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SMBUS Block Diagram	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	101	of 103

S-Series AUDIO BLOCK DIAGRAM

The diagram illustrates the audio system architecture, centered around the **AUDIO CODEC IDT92HD87**. Key components and their connections include:

- DMIC CONN**: Connected to **DMIC_CLK** and **DMIC_DATA**.
- HEADPHONE CONN**: Includes **AUD_HP1_IDR**, **HP_OUT_L1**, **HP_OUT_R1**, and **AUDIO_BD 7**.
- SPEAKER CONN**: Includes **AUD_SPK_L-**, **AUD_SPK_L+**, **AUD_SPK_R-**, and **AUD_SPK_R+**.
- Panther Point PCH**: Connects to the codec via **HDA_SDRN**, **HDA_SDO**, **HDA_SCLK**, **HDA_SYNC**, **HDA_RSTA**, and **DPKR**.
- AUDIO AMP TLV2462**: Receives signals from the codec and provides **EXT_MIC_SBI+**, **EXT_MIC_SBI-**, **EXT_MIC_LBI+**, and **EXT_MIC_LBI-**.
- MIC IN CONN**: Includes **MIC_IN_L**, **MIC_IN_R**, and **EXT_MIC_IDR**.
- KBC SMSC KBC1126**: Connected via **EAPO** and **A_SDR** to **CPMO14AB25_CLK**.

The diagram also shows various passive components like resistors (R1177, R1178, R1179, R1180, R1181, R1182, R1183, R1184, R1185, R1186, R1187, R1188, R1189, R1190, R1191, R1192, R1193, R1194, R1195, R1196, R1197, R1198, R1199, R1200, R1201, R1202, R1203, R1204, R1205, R1206, R1207, R1208, R1209, R1210, R1211, R1212, R1213, R1214, R1215, R1216, R1217, R1218, R1219, R1220, R1221, R1222, R1223, R1224, R1225, R1226, R1227, R1228, R1229, R1230, R1231, R1232, R1233, R1234, R1235, R1236, R1237, R1238, R1239, R1240, R1241, R1242, R1243, R1244, R1245, R1246, R1247, R1248, R1249, R1250, R1251, R1252, R1253, R1254, R1255, R1256, R1257, R1258, R1259, R1260, R1261, R1262, R1263, R1264, R1265, R1266, R1267, R1268, R1269, R1270, R1271, R1272, R1273, R1274, R1275, R1276, R1277, R1278, R1279, R1280, R1281, R1282, R1283, R1284, R1285, R1286, R1287, R1288, R1289, R1290, R1291, R1292, R1293, R1294, R1295, R1296, R1297, R1298, R1299, R1300, R1301, R1302, R1303, R1304, R1305, R1306, R1307, R1308, R1309, R1310, R1311, R1312, R1313, R1314, R1315, R1316, R1317, R1318, R1319, R1320, R1321, R1322, R1323, R1324, R1325, R1326, R1327, R1328, R1329, R1330, R1331, R1332, R1333, R1334, R1335, R1336, R1337, R1338, R1339, R1340, R1341, R1342, R1343, R1344, R1345, R1346, R1347, R1348, R1349, R1350, R1351, R1352, R1353, R1354, R1355, R1356, R1357, R1358, R1359, R1360, R1361, R1362, R1363, R1364, R1365, R1366, R1367, R1368, R1369, R1370, R1371, R1372, R1373, R1374, R1375, R1376, R1377, R1378, R1379, R1380, R1381, R1382, R1383, R1384, R1385, R1386, R1387, R1388, R1389, R1390, R1391, R1392, R1393, R1394, R1395, R1396, R1397, R1398, R1399, R1400, R1401, R1402, R1403, R1404, R1405, R1406, R1407, R1408, R1409, R1410, R1411, R1412, R1413, R1414, R1415, R1416, R1417, R1418, R1419, R1420, R1421, R1422, R1423, R1424, R1425, R1426, R1427, R1428, R1429, R1430, R1431, R1432, R1433, R1434, R1435, R1436, R1437, R1438, R1439, R1440, R1441, R1442, R1443, R1444, R1445, R1446, R1447, R1448, R1449, R1450, R1451, R1452, R1453, R1454, R1455, R1456, R1457, R1458, R1459, R1460, R1461, R1462, R1463, R1464, R1465, R1466, R1467, R1468, R1469, R1470, R1471, R1472, R1473, R1474, R1475, R1476, R1477, R1478, R1479, R1480, R1481, R1482, R1483, R1484, R1485, R1486, R1487, R1488, R1489, R1490, R1491, R1492, R1493, R1494, R1495, R1496, R1497, R1498, R1499, R1500, R1501, R1502, R1503, R1504, R1505, R1506, R1507, R1508, R1509, R1510, R1511, R1512, R1513, R1514, R1515, R1516, R1517, R1518, R1519, R1520, R1521, R1522, R1523, R1524, R1525, R1526, R1527, R1528, R1529, R1530, R1531, R1532, R1533, R1534, R1535, R1536, R1537, R1538, R1539, R1540, R1541, R1542, R1543, R1544, R1545, R1546, R1547, R1548, R1549, R1550, R1551, R1552, R1553, R1554, R1555, R1556, R1557, R1558, R1559, R1560, R1561, R1562, R1563, R1564, R1565, R1566, R1567, R1568, R1569, R1570, R1571, R1572, R1573, R1574, R1575, R1576, R1577, R1578, R1579, R1580, R1581, R1582, R1583, R1584, R1585, R1586, R1587, R1588, R1589, R1590, R1591, R1592, R1593, R1594, R1595, R1596, R1597, R1598, R1599, R1600, R1601, R1602, R1603, R1604, R1605, R1606, R1607, R1608, R1609, R1610, R1611, R1612, R1613, R1614, R1615, R1616, R1617, R1618, R1619, R1620, R1621, R1622, R1623, R1624, R1625, R1626, R1627, R1628, R1629, R1630, R1631, R1632, R1633, R1634, R1635, R1636, R1637, R1638, R1639, R1640, R1641, R1642, R1643, R1644, R1645, R1646, R1647, R1648, R1649, R1650, R1651, R1652, R1653, R1654, R1655, R1656, R1657, R1658, R1659, R1660, R1661, R1662, R1663, R1664, R1665, R1666, R1667, R1668, R1669, R1670, R1671, R1672, R1673, R1674, R1675, R1676, R1677, R1678, R1679, R1680, R1681, R1682, R1683, R1684, R1685, R1686, R1687, R1688, R1689, R1690, R1691, R1692, R1693, R1694, R1695, R1696, R1697, R1698, R1699, R1700, R1701, R1702, R1703, R1704, R1705, R1706, R1707, R1708, R1709, R1710, R1711, R1712, R1713, R1714, R1715, R1716, R1717, R1718, R1719, R1720, R1721, R1722, R1723, R1724, R1725, R1726, R1727, R1728, R1729, R1730, R1731, R1732, R1733, R1734, R1735, R1736, R1737, R1738, R1739, R1740, R1741, R1742, R1743, R1744, R1745, R1746, R1747, R1748, R1749, R1750, R1751, R1752, R1753, R1754, R1755, R1756, R1757, R1758, R1759, R1760, R1761, R1762, R1763, R1764, R1765, R1766, R1767, R1768, R1769, R1770, R1771, R1772, R1773, R1774, R177

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number 2012 S-Series Richie 13.3
------------	---

Date:	Wednesday, March 14, 2012	Sheet	102	of	103
		1			

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

mSATA

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 103 of 103