


AMD KABINI EA/EG-40/50
PX /UMA Schematics Document
AMD FT3 APU
AMD GPU SUN XT M2/64bit

EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size	Document Number	Rev
A4	KABINI	
Date: Wednesday, October 24, 2012		Sheet 1 of 102

AMD KABINI

EA40-KB Project code: 91.4ZF01.001
PCB No: code: 12247-SA
EA50-KB Project code: 91.4YU01.001
EG50-KB Project code: 91.4ZK01.001
PCB No: code: 12253-SA



SYSTEM DC/DC	
TPS51225	45
INPUTS	OUTPUTS
DCBATOUT	5V_CHARGER (6.52A) 3D3V_S5 (5.05A)
SYSTEM DC/DC	
RT8207	49
DCBATOUT	1D5V_S3 (10.5A)
RT8207	
DCBATOUT	0D75_S0 (1.2A)
SYSTEM DC/DC	
RT8068	50
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5 (3.05A)
SY8208	48, 51
DCBATOUT	1D5V_S5 (5.4A)
DCBATOUT	0D95V_S5 (5.6A)
TPS22966	
5V_CHARGER	5V_S5 (5.83A) 5V_S0 (3.5A)
TPS22966	
3D3V_S5	3D3V_S0 (2.8A)
1D5V_S5	1D5V_S0 (0.6A)
TPS22966	
1D8V_S5	1D8V_S0 (1.5A)
0D95V_S5	0D95V_S0 (5.6A)
CHARGER	
BQ24737	44
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 5.5A
CPU DC/DC	
ISL6267	46, 47
INPUTS	OUTPUTS
DCBATOUT	APU_VDD 0.3~1.4V, 21A APU_VDDNB 0.7~1.325V, 17A
VGA DC/DC	
TPS51728	82
DCBATOUT	VGA_CORE (35.5A)
TPS22966	
3D3V_S0	3D3V_VGA_S0
1D5V_S5	1D5V_VGA_S0
TPS22966	
1D8V_S5	1D8V_VGA_S0
0D95V_S5	0D95V_VGA_S0

LAN + Card

WLAN


GFX x 4

71.KABIN.B0U

71.KABIN.C0U

IC CPU Kabini 4110 1.5GHz 15W4C FT3 ES2 BGA

IC CPU Kabini 5110 2.0GHz 25W4C FT3 ES2 BGA



PEG_TXP[0..3] >>> PEG_TXP[0..3] 73
PEG_TXN[0..3] >>> PEG_TXN[0..3] 73

PEG_RXP[0..3] <<< PEG_RXP[0..3] 73
PEG_RXN[0..3] <<< PEG_RXN[0..3] 73

PCIE Table

0	LAN + Card
1	WLAN
2	NC
3	NC

LAN + Card

WLAN

GFX x 4

EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU PCIE		
Size A3	Document Number KABINI	Rev
Date: Monday, February 04, 2013	Sheet 3 of 102	




20120821 Follow Larne

SVC	SVD	OUTPUT VOLTAGE (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



20120820 Follow Larne


APU HDMI <

APU EDP <




- APU EDP
- APU HDMI SMB
- APU EDP
- APU CRT






APU_VREF_DQ






LAYOUT: place them close to APU




EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU DDR		
Size	Document Number	Rev
A3	KABINI	
Date:	Monday, February 04, 2013	Sheet 5 of 102



Pass Word Clear




SUN only 4 bank for 1G



For report AP
PH:UMA PL:PX





EAEG50 KB UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU VCC GFXCORE

Size
A4



Document Number

KABINI

Rev











Date: Friday, September 07, 2012

Sheet 8 of 102



EAEG50 KB UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU VSS		
Size A3	Document Number KABINI	Rev
Date: Wednesday, November 28, 2012	Sheet 9	of 102




EAEG50 KB UMA

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_POWER CAP2	
Size A	Document Number KABINI
Date Friday, September 07, 2012	Rev 102
Sheet 11 of 102	




01/15 PD remove 62.10017.X31 for factory issue

5	4	3	2	1
D				D
C				C
B				B
A				A


EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR3 SODIMM 3		
Size A4	Document Number KABINI	Rev
Date: Friday, September 07, 2012		Sheet 14 of 102



EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TitleCPU_EDP_SIDE BAND/GPIO/DDI	
SizeA4	Document NumberKABINI
Date: Friday, September 07, 2012	Sheet 15 of 102



EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU PCIE/USB	
Size	Document Number
A4	KABINI
Date	Rev
Friday, September 07, 2012	
Sheet 16 of 102	

D

C

B

A |

EAE G50 KB UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	321-328
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	123-130
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-574
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	678-685

CPU DMI/FDI/PM

Size

A

Document Number

KABINI

Rev

Date: Friday, September 07, 2012




Sheet 17 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
TitleCPU_PCIE/SMBUS/CLK/CL/SPI			
SizeA	Document NumberKABINI		Rev
Date: Friday, September 07, 2012	Sheet	18 of	102

θ	HDD
1	ODD



	LPC_CLK0	LPC_CLK1	LPCFRAME 1	EXPICARD_PCTE_PWREN#	RTC CLK
FULL HIGH	BOOT FAIL TIMER ENABLED	CLDRGN DISABLED (DEFAULT)	SPI ROM (DEFAULT)	1.0V SPI ROM (DEFAULT)	NORMAL POWER UP/RESET TIMING (DEFAULT)
FULL LOW	BOOT FAIL TIMER DISABLED (DEFAULT)	CLDRGN ENABLED	LPC ROM	0.0V SPI ROM	FAST POWER UP/RESET TIMING FOR SIMULATION



EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU GPIO/MISC	
Size	Document Number
A4	KABINI
Date	Rev
Friday, September 07, 2012	
Sheet	20 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A


EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU POWER1		
Size	Document Number	Rev
A4	KABINI	
Date:	Friday, September 07, 2012	Sheet 21 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU RSVD		
Size	Document Number	Rev
A4	KABINI	
Date:	Friday, September 07, 2012	Sheet 22 of 102



EAEG50 KB UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU VSS

Size
A4

Document Number

KABINI

Rev

Date: Friday, September 07, 2012


Sheet 23 of 102

SPI FLASH ROM (4M byte) for KBC


1st. MXIC : 72.25320.C01

2nd. WINBOND : 72.25Q32.E01

(手置件)請PCC移至DIP件




CR2032額外備料:
1.KTS: 23.20068.001
2.DBV: 23.22065.001



SSID = Thermal

Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.




ALERT# /T CRIT#
Pull-up Resistor

	R7				
R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

T8=85 degree
SYS=85 degree
APU=125 degree





EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AMP ALC1001		
Size	Project Name	Rev
	KABINI	SA
Date: Friday, September 07, 2012		Sheet 28 of 102

SSID = AUDIO

Speaker


2W 4ohm X 2 speaker



Layout Note:

Trace width=40mil

Combo Jack






EAEG50 KB UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Audio Jack	
Size	Project Name	KABINI		Rev
Date: Monday, February 04, 2013		Sheet 29 of 102		SA

SSID = LAN



86 RJ45_1 >>>

86 RJ45_2 >>>

86 RJ45_3 >>>

86 RJ45_4 >>>

86 RJ45_5 >>>

86 RJ45_6 >>>

86 RJ45_7 >>>

86 RJ45_8 >>>









86 LAN_ACT_LED#_R >>>

86 10M/100M/1G_LED#_R >>>


86 CONN_PWR >>>

86 CONN_PWR2 >>>

For AFTE



EAE650 KB UMA





EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Card Reader IC	
Size	Rev SA
Date: Friday, September 07, 2012	
Sheet 32 of 102	

SSID = SDIO

SD//MS Card Reader



EAEG50 KB UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size

Project Name


KABINI

Rev

SA

Date: Monday, February 04, 2013

Sheet 33 of 102



SC 12/20 EA50: Mount TC3504 , DY TC3505

EAEG50 KB UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB_Charger

Size

Project Name

KABINI






Rev


SA

Date: Monday, February 04, 2013

Sheet 35 of 102


Power Sequence






EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ADAPTER OCP / S3 reduction	
Size	Rev SA
Date: Thursday, January 24, 2013	
Sheet 37 of 102	




	5	4	3	2	1
D					D
C					C
B					B
A				EAEG50 KB UMA	A
				緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title 1D05_M Size Project Name Rev KABINI SA	
	5	4	3	2	1




EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size	Project Name	Rev
	KABINI	SA
Date: Friday, September 07, 2012		Sheet 40 of 102



EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	Project Name KABINI
Date	Rev SA
Date: Friday, September 07, 2012	
Sheet 41 of 102	



86	BATA_SDA_1	>>>	_____
86	BATA_SCL_1	>>>	_____
86	BAT_IN#_1	>>>	_____
86	BAT_G	>>>	_____

[illegible]

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BATT CONN KABINI	
Size	Project Name KABINI
	Rev <i>SA</i>
Date:	Wednesday, February 20, 2013
Sheet	43 of 102


SSID = Charger

AD+

PR4407, PR4401

AD+ total power	R1	R2
65w 105%	18.7K	100K
90w	65k	100K

Change the table to stop charge%













SSID = PWR.Plane.Regulator_3p3v5v

Cut off itself

check (UVP)

check (DCBATOUT)


check (DCBATOUT)





EAE550 KB UMA



緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51225 5V/3D3V		
Size	Document Number	Rev
A2	KABINI	
Date	Monday, February 04, 2013	Sheet 45 of 102







Iccmax=21A
TDC=16.8A
OCP>26.3A








Iccmax=17A
TDC=13.6A
OCP>21.3A





SY8208D for 0D95V









Iomax=1A
OCP>1.5A
Close to output cap pin1, not
inside of the output cap



CYNTec. 0.68uH 7*7*3
DCR= 5 ~ 5.5 mohm
Idc=15.5A, Isat=25A



SSID = PWR.Plane.Regulator_1p8v




EAEG50 KB UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		1D8V_S0 SYW232	
Size	Document Number	KABINI	
A3			
Date:	Monday, February 04, 2013	Sheet	50 of 102

LDO for 1D5V_S5 (SB 11/13)

$$1.5V\ S0 = 100mA(VDDIO_AZ) + 100mA(Audio) + 600mA(Minicard\ DY) = 200mA$$


SY8208D for 1D5V_VGA_S0 (SB 11/13)




EAEG50 KB UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
1D5V_S5 SY8208D			
Size A3	Document Number	Rev	
	KABINI		
Date:	Tuesday, February 19, 2013	Sheet 51 of 102	


SSID = VIDEO

eDP Conn.



10/04 change to 20.K0808.030 for ME request


Camera+MIC Conn.



10/03 change to 8pin for del DMIC

10/15 change to 20.F1295.008 follow HW


Touch Conn.




SB 12/12 DUMMY for ME issue

SC NO support


INVERTER POWER



EDP HPD High active




Camera Power



86 AUD_GND <<<
86 DP_HP00_C >>>
86 BLON_OUT_C >>>
86 LCD_BRIGHTNESS >>>
86 DP_TXN1_CPU_C >>>
86 DP_TXP1_CPU_C >>>
86 DP_TXN0_CPU_C >>>
86 DP_TXP0_CPU_C >>>
86 DP_AUXP_CPU_C <<<
86 DP_AUXN_CPU_C <<<

For AFTE





EAEG50 KB UMA


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
LCD Connector		
Size	Project Name	Rev
	KABINI	SA
Date: Monday, February 25, 2013		
Sheet 52 of 102		



CRT DDCDATA & DDCCLK level shift




APU to CRT




10/16 follow COMAL

CRT Hsync & Vsync level shift




EAEG50 KB UMA

SSID = VIDEO HDMI Level Shifter & CONNECTOR




HDMI CONN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


HDMI Level Shifter/Connector			
Size	Project Name	KABINI	Rev SA
Date: Thursday, February 21, 2013	Sheet	54	of 102




EAEG50 KB UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Rev
Project Name	SA
Date: Friday, September 07, 2012	
Sheet	55 of 102

SATA HDD Connector



ODD Connector











EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Rev
Project Name	SA
Date: Friday, September 07, 2012	
Sheet	57 of 102

Mini Card Connector(802.11a/b/g/n)



Follow VP40



SSID = Wireless

Mini Card Connector(WWAN)

EAEG50 KB UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN CONN

Size

Project Name

KABINI

Rev

SA

Date: Friday, September 07, 2012

Sheet 59 of 102






SSID = mSATA

Mini Card Connector(mSATA)

EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title mSATA Connector		
Size	Project Name KABINI	Rev SA
Date: Friday, September 07, 2012		Sheet 60 of 102

SSID = User.Interface




SSID = KBC

Internal KeyBoard Connector

86,89,90 TP_DATA >>>
86,89,90 TP_CLK >>>
86,89,90 SWR >>>
86,89,90 SWL >>>

for AFTP



PD 1/14 Different 14" & 15" TOUCH PAD reversion


14"& 15" use the same KB

for EA/EG-50

Pin3 : NC
Pin2 : DET

for EA-40


Pin3 : DET
Pin2 : NC




EAEG50 KB UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Key Board/Touch Pad	
Size	Project Name		KABINI	Rev SA
Date:	Tuesday, February 19, 2013		Sheet 62	of 102





EAEG50 KB UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size

Project Name


KABINI

Rev

SA

Date: Monday, February 04, 2013

Sheet 64 of 102




EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Dubug connector		
Size	Project Name KABINI	Rev SA
Date: Monday, February 04, 2013		
Sheet 65 of 102		


(Blanking)


EAEG50 KB UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Project Name		Rev
	KABINI		SA
Date: Friday, September 07, 2012		Sheet 66 of 102	


SSID = User.Interface


EAEG50 KB UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G Sensor			
Size	Project Name		Rev
	KABINI		SA
Date: Friday, September 07, 2012		Sheet	67 of 102




EAEG50 KB UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Thunderbolt (1/5)		
Size	Project Name KABINI	Rev SA
Date: Friday, September 07, 2012		Sheet 68 of 102




EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TitleThunderbolt (2/5)	
Size	Project NameKABINI
Date: Friday, September 07, 2012	RevSA
Sheet 69 of 102	








EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TitleThunderbolt (5/5)	
Size	Project NameKABINI
Date: Friday, September 07, 2012	RevSA
Sheet 72 of 102	




"Sun"-M2 uses memory group B only, while "Sun"-S3 uses memory group A only

This basic topology should be used for DRAM_RAT for DDR3/GDDR5

DDR3/GDDR3 Memory Stuff Option(Mad/Park)


	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

SUN S3 package




PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC

SUN M2 package



Mars/Sun setting



MEM_CALRN0	Whistler/Thames: Connect to VDDR1 through a 240Ω (40.5%) resistor. Prefered resistor tolerance is 0.5%, but 1% is acceptable. Seymour: NC Heathrow/Chelsea: NC	MEM_CALRP0	Whistler/Thames: need a 240Ω (1%) termination to ground. Seymour: NC Heathrow/Chelsea: Need a 120Ω (1%) termination to ground
MEM_CALRN1	Whistler/Thames: NC Seymour: Connect to VDDR1 through a 240Ω (40.5%) resistor. Heathrow/Chelsea: NC	MEM_CALRP1	Whistler/Thames: NC Seymour: MEM_CALRP1—need a 240Ω (1%) termination to ground
MEM_CALRN2	Whistler/Thames: Connect to VDDR1 through a 240Ω (40.5%) resistor. Seymour: NC Heathrow/Chelsea: NC	MEM_CALRP2	Whistler/Thames: MEM_CALRP2—need a 240Ω (1%) termination to ground. Seymour: NC Heathrow/Chelsea: Need a 120Ω (1%) termination to ground























EAE50 KB UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU_Digitalout**

Size: Project Name: **KABINI** Rev: **54**

Date: Monday, February 04, 2013 Sheet: 74 of 102



MLPS has setted AUD[1] and AUD[0] but these two strap also need to set



MLPS Bit	Strap Name	Description	Recommended Settings
PS_0[11]	ROM_CONFIG[0]	If STRAP_ROM_ROM_EN = 1, ROM_CONFIG[0] defines the ROM type.	Design dependent, see the description.
PS_0[10]	ROM_CONFIG[1]	If STRAP_ROM_ROM_EN = 0, ROM_CONFIG[1] defines the primary memory aperture size. See Primary Memory Aperture Size (p. 68).	Design dependent, see the description.
PS_0[9]	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[8]	AUD_PORT_CON[0]	The AUD_PORT_CON[0] bit of the string output that indicates the enable of audio-capable display output.	Design dependent, see the description.
PS_1[11]	STRAP_BIF_GEN2_EN[0]	PCIE GEN2 capability. 1 = PCIE GEN2 is supported. 0 = PCIE GEN2 is not supported.	Design dependent, see the description.
PS_1[10]	STRAP_BIF_GEN2_EN[1]	Determines whether or not the PCIE reference clock power management capability is supported in the PCI configuration space (reference to PCI CLREF[0]). 0 = The CLREF[0] power management capability is disabled. 1 = The CLREF[0] power management capability is enabled.	0
PS_1[9]	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[8]	STRAP_TX_CFG_DRV_FULL_SWING	Control the transmitter full-swing mode. 0 = The transmitter full-swing is enabled. 1 = The transmitter full-swing is disabled.	1
PS_1[7]	STRAP_TX_DEEMPH_EN	PCI EXPRESS 5.0 transmitter, de-emphasis enable. 0 = Tx de-emphasis disabled. 1 = Tx de-emphasis enabled.	Design dependent, see the description.
PS_1[6]	N/A	Reserved.	N/A
PS_1[5]	N/A	Reserved.	N/A
PS_1[4]	STRAP_ROM_ROM_EN	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.
MLPS Bit	Strap Name	Description	Recommended Settings
PS_2[10]	STRAP_BIF_VGA_DIS	VGA disable. Determines whether or not the card will be recognized as the system VGA controller. Through the STRAP_BIF_VGA_DIS field in the PCI configuration space, the VGA controller is disabled. 0 = VGA controller is disabled. 1 = The device will not be recognized as the system VGA controller.	0
PS_2[9]	N/A	Reserved.	N/A
PS_2[8]	BOARD_CONFIG[0]	Board configuration related wrapping, such as for memory ID.	Design dependent, see the description.
PS_2[7]	BOARD_CONFIG[1]	Board configuration related wrapping, such as for memory ID.	Design dependent, see the description.
PS_2[6]	BOARD_CONFIG[2]	Board configuration related wrapping, such as for memory ID.	Design dependent, see the description.
PS_3[4]	AUD_PORT_CON[0]	Determines the maximum number of digital display audio outputs that will be presented to the OS and user. That should be set to the maximum number of digital display audio outputs that can be enabled simultaneously in the product, which is limited by the ASIC pins (small, the number and type of connectors on the board (DP, HDMI), and the number of audio for each DP connector (the DP-HDMI bit of the video driver). Cleared endpoints should be disabled. This pin strap is intended as an active low binary as follows to ensure zero enable all endpoints. 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.	Design dependent, see the description.
PS_3[3]	AUD_PORT_CON[1]	Determines the maximum number of digital display audio outputs that will be presented to the OS and user. That should be set to the maximum number of digital display audio outputs that can be enabled simultaneously in the product, which is limited by the ASIC pins (small, the number and type of connectors on the board (DP, HDMI), and the number of audio for each DP connector (the DP-HDMI bit of the video driver). Cleared endpoints should be disabled. This pin strap is intended as an active low binary as follows to ensure zero enable all endpoints. 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.	Design dependent, see the description.

Note: AUD[1] (on VSYNC) and AUD[0] (on VSYNC) still need to be properly pin strapped even in a MLPS-based design.

緯創資通
Wistron Corporation
21F, No. 221, Hsin Yu Rd. Hsinchu, Taipei 30501, Taiwan, R.O.C.

Project Name

GPU_VRAM_I/F

Rev

5.4





Doc: Wistron_Engineering_19_2013

Sheet

75

of

102






PS_1[1] => KABINI only PCIe GEN2 is supported

Cap Value (nF)	Bits [5:4]	R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
680	00	NC	4750	000
82	01	8450	2000	001
10	10	4530	2000	010
680	00	6980	4990	011
4530	01	4530	4990	100
3240	10	3240	5620	101
3480	10	3480	10600	110
4750	NC	4750	NC	111

Note: 0482 1% resistors are required.

PS_3[3-1] == MEM_ID setting, need decide for AMD

SSID = PWR.Plane.Regulator_GFX

Vga_core
Iccmax=26A
OCP>35A

<<< DGPU, Check !!

Check !!


6,24,83 PE

Check !!

Low fast

75 GPU_DPRSLP




Check !!




1phase PR8259 , PR8260 mount
2phase PR8259 , PR8260 DY


APL3523 for VGA_Power


	PE_GP100	PE_GP101
dGPU mode	H	H
IGPU	L	L
IGPU with BACO	H	H






EAEG50 KB UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Switch GFX			
Size	Project Name		Rev
	KABINI		SA
Date: Friday, September 07, 2012		Sheet 84 of 102	




EAEG50 KB UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Switch VGA			
Size	Project Name		Rev
	KABINI		SA
Date: Friday, September 07, 2012		Sheet 85 of 102	


SB 11/14 follow HW for factory issue




ZZ.00PAD.D01




ZZ.00PAD.E01




SB 11/20 ZZ.00pad.2T1 for change BKT size




Check test point



Test Point放在Dimm Door打開可量測處



DC IN connector



Battery connector




Speaker connector



HP connector



FAN connector



Normal KB connector



Touch Pad connector



EDP + MIC connector



LAN_RJ45 connector




Card reader connector




USBBD connector

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

EAEG50 KB UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NFC			
Size	Project Name		Rev
	KABINI		SA
Date:	Friday, September 07, 2012		Sheet 87 of 102




EAE50 KB UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPM			
Size	Project Name		Rev
	KABINI		SA
Date: Monday, February 04, 2013		Sheet 88 of	102


H4 & H11 & H17 & H18 & H19 for EG50



PWRBD AFTP for EG50





ZZ.00PAD.571




SB 11/20 location same with 14" H2

PD 1/23 EMI Jen




SB 11/23 3mm high limit in EG50

PD 01/31 Different Net name in 14" & 15" for placement




24,62,86	KCOL0	>>>
24,62,86	KCOL1	>>>
24,62,86	KCOL2	>>>
24,62,86	KCOL3	>>>
24,62,86	KCOL4	>>>
24,62,86	KCOL5	>>>
24,62,86	KCOL6	>>>
24,62,86	KCOL7	>>>
24,62,86	KCOL8	>>>
24,62,86	KCOL9	>>>
24,62,86	KCOL10	>>>
24,62,86	KCOL11	>>>
24,62,86	KCOL12	>>>
24,62,86	KCOL13	>>>
24,62,86	KCOL14	>>>
24,62,86	KCOL15	>>>
24,62,86	KCOL16	>>>
24,62,86	KCOL17	>>>
24,62,86	KROW0	>>>
24,62,86	KROW1	>>>
24,62,86	KROW2	>>>
24,62,86	KROW3	>>>
24,62,86	KROW4	>>>
24,62,86	KROW5	>>>
24,62,86	KROW6	>>>
24,62,86	KROW7	>>>


For AFTE




PD 1/21
SWL1 / SWR1 1st change to 62.40089.141, 2nd change to 62.40089.411 ,
because 160kg change to 100kg.




EAEG50 KB UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Smart Card socket			
Size	Project Name		Rev
	KABINI		SA
Date: Friday, September 07, 2012		Sheet	91 of 102



EAEG50 KB UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Switchable GFX eDP	
Size	Rev
Project Name	SA
Date: Friday, September 07, 2012	
Sheet	92 of 102

	5	4	3	2	1
D					D
C					C
B					B
A				EAEG50 KB UMA  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title Bottom Docking Size Project Name Rev Date: Friday, September 07, 2012 Sheet 93 of 102 KABINI SA	A
	5	4	3	2	1





EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Inter LAN WG1217LM	
Size	Rev
Project Name	
KABINI	
SA	
Date: Friday, September 07, 2012	Sheet 94 of 102




EAEG50 KB UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN Switch			
Size	Project Name		Rev
	KABINI		SA
Date: Friday, September 07, 2012		Sheet	95 of 102




EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TitlePCH_XDP	
Size	Project NameKABINI
Date: Friday, September 07, 2012	RevSA
Sheet 96 of 102	




EAEG50 KB UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
table of content	
Size	Rev
Project Name	
KABINI	
SA	
Date: Friday, September 07, 2012	Sheet 97 of 102




EAEG50 KB UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Change History	
Size	Project Name
	KABINI
Date: Friday, September 07, 2012	Rev SA
Sheet 98 of 102	




SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

