

<http://hobi-elektronika.net>

AMD RS780L+SB710 Block Diagram

PROJECT NAME : Creston / PA760F

PROJECT CODE: 91.3DM01.001

BOARD VERSION : SA

SIZE : 150 mm X 268 mm

PCB No : 10039


SHEET

Sheet 1	COVER PAGE
Sheet 2	POWER MAP
Sheet 3	CLOCK MAP
Sheet 4	SEQUENCE MAP
Sheet 5	GPIO/HOLE/EMI CAP
Sheet 6	GPIO table
Sheet 7	EXTERNAL CLOCK GENERATOR
Sheet 8	CPU HT INTERFACE
Sheet 9	CPU CNTL/STRAPS
Sheet 10	CPU MEM_A
Sheet 11	CPU MEM_B
Sheet 12	CPU POWER/GND
Sheet 13	CPU DECOUPLING
Sheet 14	RS780L-HT LINK0 I/F
Sheet 15	RS780L-PCIE LINK I/F
Sheet 16	RS780L-SYSTEM I/F & DDC
Sheet 17	RS780L-POWER
Sheet 18	DDRIII-DIMM SLOT
Sheet 19	VGA CONNECTOR
Sheet 20	LVDS RTD2270L
Sheet 21	PRT and SMBUS ISP
Sheet 22	SB710-PCIE/PCI/CPU/LPC
Sheet 23	SB710-ACPI/GPIO/USB/AZALIA
Sheet 24	SB710-SATA/IDE
Sheet 25	SB710-POWER & DECOUPLING
Sheet 26	SB710-STRAPS
Sheet 27	SATA CONN
Sheet 28	USB CONN
Sheet 29	AUDIO ALC2600
Sheet 30	Gb LAN RTL8111DL
Sheet 31	MINI PCIE SLOT
Sheet 32	SPI & FAN & BUZZER & LED & G-Sensor
Sheet 33	SUPER I/O SMSC5147
Sheet 34	REAR IO RISER
Sheet 35	DC19V & SYS_EN CIRCUIT
Sheet 36	RT8205A_3V & 5V
Sheet 37	NCP1589 +12V_S0
Sheet 38	Run Time Power
Sheet 39	Chipset Core Power
Sheet 40	DDR & Termination Power
Sheet 41	LDO & Other PWM
Sheet 42	VCORE_NCP5393 (1)
Sheet 43	VCORE_NCP5393 (2)
Sheet 43	TEST COUPON

BOM Configuration

(R): Unmount

(X): remove after MP











<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
File: COVER PAGE			
Size C	Document Number Creston		Rev SA
Date:	Wednesday, August 04, 2010	Sheet	1 of 44

DC_IN

DC_19V




CPU AM3(65W)		
V_CPU	CPU VORE	S0
	(1.00V 60A)	
V_CPU_NB	VDD_NB	S0
	1.10V 20A	
V_1P2	VDDR	S0
	1.2V 1.75A	
2D5V	CPU VDDA	S0
	2.5V 250mA	
1D5V_MEM	VMEM	S3
	1.5V 3.6A	
V_1P2	VLD1	S0
	1.2V 1.4A	

RS780L(760G)		
V_1P1	VDDC(NB CORE)	S0
	1.1V 13A	
1D8V	VDD18 (I/O)	S0
	1.8V 10mA	
VCC3	VDD33 (3.3V I/O)	S0
	3.3V 30mA	
V_1P1	IOPLLVD (MEM PLL)	S0
	1.1V 26mA	
1D8V	IOPLLVD18 (MEM PLL)	S0
	1.8V 0.015A	
1D8V	VDDA18PCIE (PCIE I/O)	S0
	1.8V 0.7A	
V_1P1	VDDPCIE (PCIE MAIN I/O)	S0
	1.1V 2.5A	
V_1P1	VDDHT (HT LINK)	S0
	1.1V 0.6A	
V_1P1	VDDHTRX	S0
	1.1V 0.7A	
V_1P2	VDDHTTX	S0
	1.2V 0.4A	
VCC3	AVDD	S0
	3.3V 0.11A	
1D8V	VDD18_MEM	S0
	1.8V 25mA	
1D8V	AVDDDI	S0
	1.8V 0.02A	
V_1P1	PLLVD	S0
	1.1V 0.065A	
1D8V	PLLVD18	S0
	1.8V 0.02A	
1D8V	VDDA18HTPLL	S0
	1.8V 0.02A	
1D8V	VDDA18PCIEPLL	S0
	1.8V 0.12A	

SB710		
V_1P2	PCIE_VDDR	S0
	1.2V 0.6A	
V_1P2	AVDD_SATA	S0
	1.2V 0.567A	
V_1P2	PLLVD_SATA	S0
	1.2V 0.093A	
V_1P2	PCIE_PVDD	S0
	1.2V 0.043A	
V_1P2	VDD	S0
	1.2V 0.51A	
V_1P2	CRKVD1.2V	S0
	1.2V ??A	
1D2V_S5	1.2V S5	S5
	1.2V 0.113A	
3D3V_S5	3.3V S5	S5
	3.3V 0.032A	
1D2V_S5	USB_PHY 1.2V	S5
	1.2V 0.197A	
V_1P2	AVDDCK1.2V	S0
	1.2V 0.062A	
VCC3	AVDD	S0
	3.3V 0.005A	
VCC3	VDDQ	S0
	3.3V 0.131A	
VCC3	VDD33_18	S0
	3.3V 0.071A	
3D3V_S5	AVDDTXRX	S5
	3.3V 0.058A	
3D3V_S5	AVDDC	S5
	3.3V 0.017A	
VCC3	AVDDCK3.3V	S0
	3.3V 0.047A	
VCC5	V5_REF	S0
	5V 0.001A	
VCC3	XTLVD_SATA	S0
	3.3V 0.006A	

wistron		
Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei		
POWER MAP		
File	Document Number	Rev
C	Creston	SA
Date	Wednesday, August 04, 2010	Sheet 2 of 44



<Variant Name>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
CLOCK MAP

Size B	Document Number Creston	Rev SA
-----------	----------------------------	-----------


Date: Wednesday, August 04, 2010 Sheet 3 of 44

[illegible]

NB&SB POWER GOOD

RSMRST

Del Discrete RSMRST circuit



41.42 VRM_PWRGD >> VRM_PWRGD

23.33.42 SB_PWRGD << SB_PWRGD






Table 15 RS740/RS780/RX780 Power Up Sequence Timing Data

Symbol	Time Log	Min. (ns)	Typ. (ns)	Max. (ns)
1	All NB Power Gains valid before PWRGD HIGH	1	—	—
2	Stable input clocks from CLKIN (in NB before NB_PWRGD	1	—	—
3	NB_PWRGD HIGH to SB_PWRGD HIGH Note: These values apply to SB600 only. Refer to SB600 Design Guide for SB600 values. For detailed explanation, see M5000 and M5000 Design Guides.	100	0	200
4	SB_PWRGD HIGH to PCIRST# HIGH (delay in Sample Edge)	8	—	8
5	Stable CPUCLK to CPU before CPU_PWRGD HIGH	1	—	—
6	PCIRST# HIGH to LDT_RST# HIGH (delay in Sample Edge)	8	—	8

§ Note: Refer to the AMD SB700 Datasheet and AMD SB600 Datasheet for the values.

Wistron Incorporated
23F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei


PWR Sequence and PCIRST#

Customer: Creston

Date: Wednesday, August 04, 2010 Page: 6 of 44


HT Interface

14 HT_CLKIN1_P	>> HT_CLKIN1_P
14 HT_CLKIN1_N	>> HT_CLKIN1_N
14 HT_CLKIN0_P	>> HT_CLKIN0_P
14 HT_CLKIN0_N	>> HT_CLKIN0_N
14 HT_CTLIN1_P	>> HT_CTLIN1_P
14 HT_CTLIN1_N	>> HT_CTLIN1_N
14 HT_CTLIN0_P	>> HT_CTLIN0_P
14 HT_CTLIN0_N	>> HT_CTLIN0_N
14 HT_CLKOUT1_P	>> HT_CLKOUT1_P
14 HT_CLKOUT1_N	>> HT_CLKOUT1_N
14 HT_CLKOUT0_P	>> HT_CLKOUT0_P
14 HT_CLKOUT0_N	>> HT_CLKOUT0_N
14 HT_CTLOUT1_P	>> HT_CTLOUT1_P
14 HT_CTLOUT1_N	>> HT_CTLOUT1_N
14 HT_CTLOUT0_P	>> HT_CTLOUT0_P
14 HT_CTLOUT0_N	>> HT_CTLOUT0_N
14 HT_CADIN7_P	>> HT_CADIN7_P
14 HT_CADIN7_N	>> HT_CADIN7_N
14 HT_CADIN6_P	>> HT_CADIN6_P
14 HT_CADIN6_N	>> HT_CADIN6_N
14 HT_CADIN5_P	>> HT_CADIN5_P
14 HT_CADIN5_N	>> HT_CADIN5_N
14 HT_CADIN4_P	>> HT_CADIN4_P
14 HT_CADIN4_N	>> HT_CADIN4_N
14 HT_CADIN3_P	>> HT_CADIN3_P
14 HT_CADIN3_N	>> HT_CADIN3_N
14 HT_CADIN2_P	>> HT_CADIN2_P
14 HT_CADIN2_N	>> HT_CADIN2_N
14 HT_CADIN1_P	>> HT_CADIN1_P
14 HT_CADIN1_N	>> HT_CADIN1_N
14 HT_CADIN0_P	>> HT_CADIN0_P
14 HT_CADIN0_N	>> HT_CADIN0_N
14 HT_CADIN15_P	>> HT_CADIN15_P
14 HT_CADIN15_N	>> HT_CADIN15_N
14 HT_CADIN14_P	>> HT_CADIN14_P
14 HT_CADIN14_N	>> HT_CADIN14_N
14 HT_CADIN13_P	>> HT_CADIN13_P
14 HT_CADIN13_N	>> HT_CADIN13_N
14 HT_CADIN12_P	>> HT_CADIN12_P
14 HT_CADIN12_N	>> HT_CADIN12_N
14 HT_CADIN11_P	>> HT_CADIN11_P
14 HT_CADIN11_N	>> HT_CADIN11_N
14 HT_CADIN10_P	>> HT_CADIN10_P
14 HT_CADIN10_N	>> HT_CADIN10_N
14 HT_CADIN9_P	>> HT_CADIN9_P
14 HT_CADIN9_N	>> HT_CADIN9_N
14 HT_CADIN8_P	>> HT_CADIN8_P
14 HT_CADIN8_N	>> HT_CADIN8_N
14 HT_CADOUT7_P	>> HT_CADOUT7_P
14 HT_CADOUT7_N	>> HT_CADOUT7_N
14 HT_CADOUT6_P	>> HT_CADOUT6_P
14 HT_CADOUT6_N	>> HT_CADOUT6_N
14 HT_CADOUT5_P	>> HT_CADOUT5_P
14 HT_CADOUT5_N	>> HT_CADOUT5_N
14 HT_CADOUT4_P	>> HT_CADOUT4_P
14 HT_CADOUT4_N	>> HT_CADOUT4_N
14 HT_CADOUT3_P	>> HT_CADOUT3_P
14 HT_CADOUT3_N	>> HT_CADOUT3_N
14 HT_CADOUT2_P	>> HT_CADOUT2_P
14 HT_CADOUT2_N	>> HT_CADOUT2_N
14 HT_CADOUT1_P	>> HT_CADOUT1_P
14 HT_CADOUT1_N	>> HT_CADOUT1_N
14 HT_CADOUT0_P	>> HT_CADOUT0_P
14 HT_CADOUT0_N	>> HT_CADOUT0_N
14 HT_CADOUT15_P	>> HT_CADOUT15_P
14 HT_CADOUT15_N	>> HT_CADOUT15_N
14 HT_CADOUT14_P	>> HT_CADOUT14_P
14 HT_CADOUT14_N	>> HT_CADOUT14_N
14 HT_CADOUT13_P	>> HT_CADOUT13_P
14 HT_CADOUT13_N	>> HT_CADOUT13_N
14 HT_CADOUT12_P	>> HT_CADOUT12_P
14 HT_CADOUT12_N	>> HT_CADOUT12_N
14 HT_CADOUT11_P	>> HT_CADOUT11_P
14 HT_CADOUT11_N	>> HT_CADOUT11_N
14 HT_CADOUT10_P	>> HT_CADOUT10_P
14 HT_CADOUT10_N	>> HT_CADOUT10_N
14 HT_CADOUT9_P	>> HT_CADOUT9_P
14 HT_CADOUT9_N	>> HT_CADOUT9_N
14 HT_CADOUT8_P	>> HT_CADOUT8_P
14 HT_CADOUT8_N	>> HT_CADOUT8_N



<Variant Name>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
File CPU HT Interface			
Size A3	Document Number Creston	Rev SA	
Date: Wednesday, August 04, 2010	Sheet 8	of 44	









POWER

125V_MEM

V_CPU

V_CPU_NB



V_CPU_NB V_CPU_NB

4.7U 10V Z0805 Y5V : 3
0.22U 16V Z0402 Y5V : 2
180P 50V J0402 NPO : 2

4.7U 10V Z0805 Y5V : 5
0.22U 16V Z0402 Y5V : 5
0.01U 50V Z0402 Y5V : 2

Under the CPU socket



10U 10V Z0805 Y5V : 2
4.7U 10V Z0805 Y5V : 1
0.22U 16V Z0402 Y5V : 2
0.01U 50V Z0402 Y5V : 1

4.7U 10V Z0805 Y5V : 2
0.22U 16V Z0402 Y5V : 2
180P 50V J0402 NPO : 2

8 HT_CADOUT0_P >>> HT_RXCAD0_P
8 HT_CADOUT0_N >>> HT_RXCAD0_N
8 HT_CADOUT1_P >>> HT_RXCAD1_P
8 HT_CADOUT1_N >>> HT_RXCAD1_N
8 HT_CADOUT2_P >>> HT_RXCAD2_P
8 HT_CADOUT2_N >>> HT_RXCAD2_N
8 HT_CADOUT3_P >>> HT_RXCAD3_P
8 HT_CADOUT3_N >>> HT_RXCAD3_N
8 HT_CADOUT4_P >>> HT_RXCAD4_P
8 HT_CADOUT4_N >>> HT_RXCAD4_N
8 HT_CADOUT5_P >>> HT_RXCAD5_P
8 HT_CADOUT5_N >>> HT_RXCAD5_N
8 HT_CADOUT6_P >>> HT_RXCAD6_P
8 HT_CADOUT6_N >>> HT_RXCAD6_N
8 HT_CADOUT7_P >>> HT_RXCAD7_P
8 HT_CADOUT7_N >>> HT_RXCAD7_N

8 HT_CADOUT8_P >>> HT_RXCAD8_P
8 HT_CADOUT8_N >>> HT_RXCAD8_N
8 HT_CADOUT9_P >>> HT_RXCAD9_P
8 HT_CADOUT9_N >>> HT_RXCAD9_N
8 HT_CADOUT10_P >>> HT_RXCAD10_P
8 HT_CADOUT10_N >>> HT_RXCAD10_N
8 HT_CADOUT11_P >>> HT_RXCAD11_P
8 HT_CADOUT11_N >>> HT_RXCAD11_N
8 HT_CADOUT12_P >>> HT_RXCAD12_P
8 HT_CADOUT12_N >>> HT_RXCAD12_N
8 HT_CADOUT13_P >>> HT_RXCAD13_P
8 HT_CADOUT13_N >>> HT_RXCAD13_N
8 HT_CADOUT14_P >>> HT_RXCAD14_P
8 HT_CADOUT14_N >>> HT_RXCAD14_N
8 HT_CADOUT15_P >>> HT_RXCAD15_P
8 HT_CADOUT15_N >>> HT_RXCAD15_N

8 HT_CLKOUT0_P >>> HT_RXCLK0_P
8 HT_CLKOUT0_N >>> HT_RXCLK0_N
8 HT_CLKOUT1_P >>> HT_RXCLK1_P
8 HT_CLKOUT1_N >>> HT_RXCLK1_N

8 HT_CTLOUT0_P >>> HT_RXCTL0_P
8 HT_CTLOUT0_N >>> HT_RXCTL0_N
8 HT_CTLOUT1_P >>> HT_RXCTL1_P
8 HT_CTLOUT1_N >>> HT_RXCTL1_N

HT_TXCAD0_P >>> HT_CADIN0_P 8
HT_TXCAD0_N >>> HT_CADIN0_N 8
HT_TXCAD1_P >>> HT_CADIN1_P 8
HT_TXCAD1_N >>> HT_CADIN1_N 8
HT_TXCAD2_P >>> HT_CADIN2_P 8
HT_TXCAD2_N >>> HT_CADIN2_N 8
HT_TXCAD3_P >>> HT_CADIN3_P 8
HT_TXCAD3_N >>> HT_CADIN3_N 8
HT_TXCAD4_P >>> HT_CADIN4_P 8
HT_TXCAD4_N >>> HT_CADIN4_N 8
HT_TXCAD5_P >>> HT_CADIN5_P 8
HT_TXCAD5_N >>> HT_CADIN5_N 8
HT_TXCAD6_P >>> HT_CADIN6_P 8
HT_TXCAD6_N >>> HT_CADIN6_N 8
HT_TXCAD7_P >>> HT_CADIN7_P 8
HT_TXCAD7_N >>> HT_CADIN7_N 8

HT_TXCAD8_P >>> HT_CADIN8_P 8
HT_TXCAD8_N >>> HT_CADIN8_N 8
HT_TXCAD9_P >>> HT_CADIN9_P 8
HT_TXCAD9_N >>> HT_CADIN9_N 8
HT_TXCAD10_P >>> HT_CADIN10_P 8
HT_TXCAD10_N >>> HT_CADIN10_N 8
HT_TXCAD11_P >>> HT_CADIN11_P 8
HT_TXCAD11_N >>> HT_CADIN11_N 8
HT_TXCAD12_P >>> HT_CADIN12_P 8
HT_TXCAD12_N >>> HT_CADIN12_N 8
HT_TXCAD13_P >>> HT_CADIN13_P 8
HT_TXCAD13_N >>> HT_CADIN13_N 8
HT_TXCAD14_P >>> HT_CADIN14_P 8
HT_TXCAD14_N >>> HT_CADIN14_N 8
HT_TXCAD15_P >>> HT_CADIN15_P 8
HT_TXCAD15_N >>> HT_CADIN15_N 8

HT_TXCLK0_P >>> HT_CLKIN0_P 8
HT_TXCLK0_N >>> HT_CLKIN0_N 8
HT_TXCLK1_P >>> HT_CLKIN1_P 8
HT_TXCLK1_N >>> HT_CLKIN1_N 8

HT_TXCTL0_P >>> HT_CTLIN0_P 8
HT_TXCTL0_N >>> HT_CTLIN0_N 8
HT_TXCTL1_P >>> HT_CTLIN1_P 8
HT_TXCTL1_N >>> HT_CTLIN1_N 8

U42A				1 OF 6			
HT_RXCAD0_P	Y25	HT_RXCAD0P	D24	HT_TXCAD0_P			
HT_RXCAD0_N	Y24	HT_RXCAD0N	D25	HT_TXCAD0_N			
HT_RXCAD1_P	V22	HT_RXCAD1P	E24	HT_TXCAD1_P			
HT_RXCAD1_N	V23	HT_RXCAD1N	E25	HT_TXCAD1_N			
HT_RXCAD2_P	V25	HT_RXCAD2P	F24	HT_TXCAD2_P			
HT_RXCAD2_N	V24	HT_RXCAD2N	F25	HT_TXCAD2_N			
HT_RXCAD3_P	U24	HT_RXCAD3P	F23	HT_TXCAD3_P			
HT_RXCAD3_N	U25	HT_RXCAD3N	F22	HT_TXCAD3_N			
HT_RXCAD4_P	T25	HT_RXCAD4P	H23	HT_TXCAD4_P			
HT_RXCAD4_N	T24	HT_RXCAD4N	H22	HT_TXCAD4_N			
HT_RXCAD5_P	P22	HT_RXCAD5P	J25	HT_TXCAD5_P			
HT_RXCAD5_N	P23	HT_RXCAD5N	J24	HT_TXCAD5_N			
HT_RXCAD6_P	P25	HT_RXCAD6P	K24	HT_TXCAD6_P			
HT_RXCAD6_N	P24	HT_RXCAD6N	K25	HT_TXCAD6_N			
HT_RXCAD7_P	N24	HT_RXCAD7P	K23	HT_TXCAD7_P			
HT_RXCAD7_N	N25	HT_RXCAD7N	K22	HT_TXCAD7_N			
HT_RXCAD8_P	AC24	HT_RXCAD8P	F21	HT_TXCAD8_P			
HT_RXCAD8_N	AC25	HT_RXCAD8N	G21	HT_TXCAD8_N			
HT_RXCAD9_P	AB25	HT_RXCAD9P	G20	HT_TXCAD9_P			
HT_RXCAD9_N	AB24	HT_RXCAD9N	H21	HT_TXCAD9_N			
HT_RXCAD10_P	AA24	HT_RXCAD10P	J20	HT_TXCAD10_P			
HT_RXCAD10_N	AA25	HT_RXCAD10N	J21	HT_TXCAD10_N			
HT_RXCAD11_P	Y22	HT_RXCAD11P	J18	HT_TXCAD11_P			
HT_RXCAD11_N	Y23	HT_RXCAD11N	K17	HT_TXCAD11_N			
HT_RXCAD12_P	W21	HT_RXCAD12P	L19	HT_TXCAD12_P			
HT_RXCAD12_N	W20	HT_RXCAD12N	J19	HT_TXCAD12_N			
HT_RXCAD13_P	V21	HT_RXCAD13P	M19	HT_TXCAD13_P			
HT_RXCAD13_N	V20	HT_RXCAD13N	L18	HT_TXCAD13_N			
HT_RXCAD14_P	U20	HT_RXCAD14P	M21	HT_TXCAD14_P			
HT_RXCAD14_N	U21	HT_RXCAD14N	P21	HT_TXCAD14_N			
HT_RXCAD15_P	U19	HT_RXCAD15P	P18	HT_TXCAD15_P			
HT_RXCAD15_N	U18	HT_RXCAD15N	M18	HT_TXCAD15_N			
HT_RXCLK0_P	T22	HT_RXCLK0P	H24	HT_TXCLK0_P			
HT_RXCLK0_N	T23	HT_RXCLK0N	H25	HT_TXCLK0_N			
HT_RXCLK1_P	AB23	HT_RXCLK1P	L21	HT_TXCLK1_P			
HT_RXCLK1_N	AA22	HT_RXCLK1N	L20	HT_TXCLK1_N			
HT_RXCTL0_P	M22	HT_RXCTL0P	M24	HT_TXCTL0_P			
HT_RXCTL0_N	M23	HT_RXCTL0N	M25	HT_TXCTL0_N			
HT_RXCTL1_P	R21	HT_RXCTL1P	P19	HT_TXCTL1_P			
HT_RXCTL1_N	R20	HT_RXCTL1N	R18	HT_TXCTL1_N			

Place < 100 mils
from C23 and A24

(71.RS780.M15)

Place < 100 mils
from B24 and B25

RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP		1.21K	301R
HT_TXCALN	100R		

<Variant Name>

wistron

File

Size Custom

Date: Wednesday, August 04, 2010

RS780L-HT LINK0 I/F

Document Number

Creston

Sheet 14 of 44

Wistron Incorporated

21F, 88, Hsin Tai Wu Rd

Hsichih, Taipei

Rev SA

31 PCIE_X1_RXP1 >> PCIE_X1_RXP1
31 PCIE_X1_RXN1 >> PCIE_X1_RXN1


PCIE_X1_TXP1 >> PCIE_X1_TXP1 31
PCIE_X1_TXN1 >> PCIE_X1_TXN1 31

PCIE_GLAN_TXP >> PCIE_GLAN_TXP 30
PCIE_GLAN_TXN >> PCIE_GLAN_TXN 30

30 PCIE_GLAN_RXP >> PCIE_GLAN_RXP
30 PCIE_GLAN_RXN >> PCIE_GLAN_RXN

22 A_RXDP >> A_RXDP
22 A_RXDN >> A_RXDN
22 A_RXIP >> A_RXIP
22 A_RXIN >> A_RXIN
22 A_RXOP >> A_RXOP
22 A_RXON >> A_RXON
22 A_RXSP >> A_RXSP
22 A_RXSN >> A_RXSN

22 A_TXDP << A_TXDP
22 A_TXDN << A_TXDN
22 A_TXIP << A_TXIP
22 A_TXIN << A_TXIN
22 A_TXOP << A_TXOP
22 A_TXON << A_TXON
22 A_TXSP << A_TXSP
22 A_TXSN << A_TXSN



(71.RS780.M15)

VCC_NB=VCC1D1V

RS780/RS740/RS780 GPP difference table

	RS740	RS780
PCE_CALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RS780 RS740/RS780 GPP Routing table


RS780	RS740
GPP1	RS740
GPP XI CONNECTOR	GPP1
GIGABIT ETHERNET	GPP3

RS780 Display Port Support (muxed on GFX)


DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
File		
RS780L-PCIE LINK V/F		
Size	Document Number	Rev
Custom	Creston	SA
Date:	Wednesday, August 04, 2010	Sheet 15 of 44




(71.RS780.M15)



RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVDD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLT18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT33	+3.3V	NC	+1.8V
IOPLLVDD18	+1.8V	NC	+1.8V				



(71.RS780.M15)

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title RS780L-POWER			
Size	Document Number	Rev	
Custom	Creston	SA	
Date:	Wednesday, August 04, 2010	Sheet	17 of 44

From NB

16 HSYNC_NB
16 VSYNC_NB

HSYNC_NB
VSYNC_NB

16 DDC_CLK_NB
16 DDC_DATA_NB

DDC_CLK_NB
DDC_DATA_NB

16,20 VGA_RED
16,20 VGA_GREEN
16,20 VGA_BLUE

VGA_RED
VGA_GREEN
VGA_BLUE





To SCALAR

20 DDC_CLK_VGA
20 DDC_DATA_VGA
20 VSYNC_5V_CON
20 HSYNC_5V_CON

DDC_CLK_VGA
DDC_DATA_VGA
VSYNC_5V_CON
HSYNC_5V_CON

16,20 RED_CONN
16,20 GREEN_CONN
16,20 BLUE_CONN

RED_CONN
GREEN_CONN
BLUE_CONN




<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		
VGA CONNECTOR		
Size	Document Number	Rev
A	Creston	SA
Date:	Wednesday, August 04, 2010	Sheet 19 of 44




PARALLEL PORT

33 ERRORP* <<< ERRORP*
 33 SLCTIN* <<< SLCTIN*
 33 BUSYP <<< BUSYP
 33 PP7 <<< PP7
 33 SLCT <<< SLCT
 33 PACK* <<< PACK*

33 PRT_ISP <<< PRT_ISP
 20 ISP_CLK <<< ISP_CLK
 20 ISP_DAT <<< ISP_DAT



Need OD type
 Low: PRT ISP
 High : disable (default)



0331

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title PRT and SMBUS ISP			
Size A3	Document Number Creston		Rev SA
Date:	Wednesday, August 04, 2010	Sheet	21 of 44






Pin	Signal	Function	Notes
1	NC	Not Connected	
2	NC	Not Connected	
3	NC	Not Connected	
4	NC	Not Connected	
5	NC	Not Connected	
6	NC	Not Connected	
7	NC	Not Connected	
8	NC	Not Connected	
9	NC	Not Connected	
10	NC	Not Connected	
11	NC	Not Connected	
12	NC	Not Connected	
13	NC	Not Connected	
14	NC	Not Connected	
15	NC	Not Connected	
16	NC	Not Connected	
17	NC	Not Connected	
18	NC	Not Connected	
19	NC	Not Connected	
20	NC	Not Connected	
21	NC	Not Connected	
22	NC	Not Connected	
23	NC	Not Connected	
24	NC	Not Connected	
25	NC	Not Connected	
26	NC	Not Connected	
27	NC	Not Connected	
28	NC	Not Connected	
29	NC	Not Connected	
30	NC	Not Connected	
31	NC	Not Connected	
32	NC	Not Connected	
33	NC	Not Connected	
34	NC	Not Connected	
35	NC	Not Connected	
36	NC	Not Connected	
37	NC	Not Connected	
38	NC	Not Connected	
39	NC	Not Connected	
40	NC	Not Connected	
41	NC	Not Connected	
42	NC	Not Connected	
43	NC	Not Connected	
44	NC	Not Connected	
45	NC	Not Connected	
46	NC	Not Connected	
47	NC	Not Connected	
48	NC	Not Connected	
49	NC	Not Connected	
50	NC	Not Connected	
51	NC	Not Connected	
52	NC	Not Connected	
53	NC	Not Connected	
54	NC	Not Connected	
55	NC	Not Connected	
56	NC	Not Connected	
57	NC	Not Connected	
58	NC	Not Connected	
59	NC	Not Connected	
60	NC	Not Connected	
61	NC	Not Connected	
62	NC	Not Connected	
63	NC	Not Connected	
64	NC	Not Connected	
65	NC	Not Connected	
66	NC	Not Connected	
67	NC	Not Connected	
68	NC	Not Connected	
69	NC	Not Connected	
70	NC	Not Connected	
71	NC	Not Connected	
72	NC	Not Connected	
73	NC	Not Connected	
74	NC	Not Connected	
75	NC	Not Connected	
76	NC	Not Connected	
77	NC	Not Connected	
78	NC	Not Connected	
79	NC	Not Connected	
80	NC	Not Connected	
81	NC	Not Connected	
82	NC	Not Connected	
83	NC	Not Connected	
84	NC	Not Connected	
85	NC	Not Connected	
86	NC	Not Connected	
87	NC	Not Connected	
88	NC	Not Connected	
89	NC	Not Connected	
90	NC	Not Connected	
91	NC	Not Connected	
92	NC	Not Connected	
93	NC	Not Connected	
94	NC	Not Connected	
95	NC	Not Connected	
96	NC	Not Connected	
97	NC	Not Connected	
98	NC	Not Connected	
99	NC	Not Connected	
100	NC	Not Connected	

NOTE:
DSG-215S8600-10.pdf, page 17
When NOT using the serial ATA interface:
a. Leave the SATA transmit and receive pairs unconnected.
b. Leave the SATA_ACT#, SATA_CAL, and SATA_X2 balls unconnected.
c. Connect SATA_X1 ball to GND.




NOTE:
RS28 IS 1K 1% FOR 25MHz XTAL, 4.99K 1% FOR 100MHz INTERNAL CLOCK




In current design, the SATA interface is not implemented. AMD recommend to tie the PLLVDD_SATA to GND directly. (*)

Need to check Xtal spec!!



- 1) PLACE GX CLOSE TO U27
- 2) .HWM_AGND TRACE AT LEAST 10MIL WIDE

http://hobi-elektronika.net



REQUIRED STRAPS


	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED	ROM TYPE: H, H = Reserved NC, L = SPI ROM DEFAULT	
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[30:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD29 PCI_AD30
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED	

<Variant Name>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
File SB710 STRAPS			
Size Custom	Document Number Creston		Rev SA
Date: Wednesday, August 04, 2010	Sheet 26 of 44		1


SATA CONNECTORS

SATA 2Port Right angle : 20.81227.014, 20.81228.014

AMPHENOL 22.10321.A91


KORTAK 22.10300.981

(22.10321.A91)




TYCO 69.50007.D01

EVERFUSE 69.50007.B71




0317

Layout: Please put them together





Pin1(VCC12)

SATAPWR1



DVD-CON5-26-GP
(21.61192.105)

VCC3_3



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **SATA CONN**

Size
A4

Document Number
Creston

Rev
SA


Date: Wednesday, August 04, 2010

Sheet 27 of 44


0331

0622




0331



CLOSED TO USB CONNECTOR





INTERNAL USB PORT (1)
for Camera, Digital Mic






<http://hobi-elektronika.net>



23 ACZ_RST#_AUDIO << ACZ_RST#_AUDIO
23 ACZ_BITCLK_AUDIO << ACZ_BITCLK_AUDIO
23 ACZ_SYNC_AUDIO << ACZ_SYNC_AUDIO
23 ACZ_SDATAIN << ACZ_SDATAIN
23 ACZ_SDATAOUT_AUDIO << ACZ_SDATAOUT_AUDIO
23,32 ACZ_SPKR << ACZ_SPKR
28 AUD_DMIC_CLK << AUD_DMIC_CLK
28 AUD_DMIC_DATA << AUD_DMIC_DATA
23,33,38,40 SLP_S4* <<



Use ALC269Q_VB5 version







<http://hobi-elektronika.net>




<<Attention>>

For power_on/off de-pop circuit and system booting warning signal: Please System BIOS Engineer Note :
1. If you want the system make warning signal after power on , please let EC_MUTE# High first.
2. When you want to exit your Bios Programming Code, please let the EC_MUTE# Low. (The programming is different from before .)


<Variant Name>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
			
File		Audio ALC269Q	
Size	Document Number Creston	Rev SA	
Date	Wednesday, August 04, 2010	Sheet	29 of 44



V_3P3_LAN Rising Time need during 1ms ~ 100ms.



	SPEED_10*_L	SPEED_100*_L	SPEED_100*_L
10Mbps	L	H	H
100Mbps	H	L	H
1000Mbps	H	H	L



In layout

1. The trace of Pin48 shall be within 200mil.
2. The trace of Pin44,45 must be within 40mil.

Mini PCIE slot 1 INTERNAL USB PORT (0) for Mini PCIE

24 W_DISABLE*
24 W_DETECT_N

W_DISABLE*
W_DETECT_N

23 USBP11P
23 USBP11N

33 PLTRST*_RISER

PLTRST*_RISER

7 CLKSRC_PE1X_SL1
7 CLKSRC_PE1X_SL1*

CLKSRC_PE1X_SL1
CLKSRC_PE1X_SL1*

15 PCIE_X1_RXN1
15 PCIE_X1_RXP1


PCIE_X1_RXN1
PCIE_X1_RXP1

15 PCIE_X1_TXN1
15 PCIE_X1_TXP1

PCIE_X1_TXN1
PCIE_X1_TXP1

7,18,23,32 SMBCLK
7,18,23,32 SMBDATA


SMBCLK
SMBDATA



0328


1D5V_S0

Please close to MPE1.



VCC3_3

Please close to MPE1.



0328

1D5V_S0

MPE1

VCC3_3

6 1.5V
2 3.3V
28 +1.5V
48 +1.5V
52 +3.3V
24 +3.3VAUX
3 RESERVED#3
5 RESERVED#5
8 RESERVED#8
10 RESERVED#10
12 RESERVED#12
14 RESERVED#14
16 RESERVED#16
17 RESERVED#17
19 RESERVED#19
20 RESERVED#20
37 RESERVED#37
39 RESERVED#39
41 RESERVED#41
43 RESERVED#43
45 RESERVED#45
47 RESERVED#47
49 RESERVED#49
51 RESERVED#51
42 LED_WWAN#
44 LED_WLAN#
46 LED_WPAN#

SKT-MINI52P-1-GPU1

(62.10043.741)


REFCLK+
REFCLK-
PERN0
PERP0
PETN0
PETP0
USB_D-
USB_D+
SMB_CLK
SMB_DATA

13 CLKSRC_PE1X_SL1
11 CLKSRC_PE1X_SL1*
23 PCIE_X1_RXN1
25 PCIE_X1_RXP1
31 PCIE_X1_TXN1
33 PCIE_X1_TXP1
36 USBP11N
38 USBP11P

WAKE#
CLKREQ#
PERST#

1 W_WAKE_N
7 PLTRST*_RISER
22 PLTRST*_RISER

4 GND
9 GND
15 GND
18 GND
21 GND
26 GND
27 GND
29 GND
34 GND
35 GND
40 GND
50 GND
53 GND
54 GND



0411

<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title
MINI PCIE SLOT

Size A4 Document Number Creston Rev SA

Date: Wednesday, August 04, 2010 Sheet 31 of 44

SYS FAN

21.60626.104 4pin / shield to pin3.
20.60298.104 4pin / full-shield




SYS FAN 4pin shield

Pin1


CPU FAN 4pin shield

CPU FAN

21.60626.104 4pin / shield to pin3.
20.60298.104 4pin / full-shield




SPI ROM




1. Main Source: 72.25X80.A01(Winbond 8Mb) EOL
2. 2nd Source: 72.25805.001 (MXIC 8Mb)
3. 3ns source: 72.26081.001 (ATMEL 8Mb)
4. Main Source: 72.25Q80.001

BUZZER




POWER BUTTON



HDD LED

POWER LED




BIOS: Push-pull
Default High, Output
Need to program to LED1

Current of R1402 is 9.8mA.
Power consumption is .049W.
0603 Resistor is 0.1W max.

Power LED Definition

- S0: ON
- S3: Blink
- S5: OFF

CS	
1	I2C mode
0	SPI enabled




SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0]=SDO	R/W	SAD+R/W
Read	001110	0	1	00111001(39h)
Write	001110	0	0	00111000(38h)
Read	001110	1	1	00111011(3Bh)
Write	001110	1	0	00111010(3Ah)

<Core Design>

wlstron		Wlstron Incorporated 21F, 88, Hsin Tai Wu Rd Hsinchu, Taipei
Title		SPI & FAN & BUZZER & LED & G-Sensor
Size	Document Number	Rev
Customer		SA
Date	Wednesday, August 04, 2010	Sheet 32 of 44

Gb LAN




PARALLEL PORT

FAN





USB




Riser Detect



PS2 KB & MS




Pin39 is RISER1_DET





Pin28 is RISER2_DET

SERIAL PORT



MAXIM 74.03243.AFG
 ST 74.03243.0FG
 Intersil 74.03243.BFG




			Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei		
Title REAR IO RISER					
Size	Document Number				Rev
A3	Creston				SA
Date:	Wednesday, August 04, 2010		Sheet	34	of 44

DC 19V IN

4	3
2	1



28: 88991, 884
28: 88225, 884


<http://hobi-elektronika.net>



Wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
File: DC19V & SYS_EN CIRCUIT			
Size: C	Document Number: Cretion	Rev: SA	
Date: Wednesday, August 04, 2010	Sheet: 36	of 44	


<http://hobi-elektronika.net>






+1P1V_VDDC(NB)

7.41 1P2V_PWRGD >> 1P2V_PWRGD




<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
File CHIPSET CORE POWER (V_1P1)			
Size C	Document Number Creston		Rev SA
Date	Wednesday, August 04, 2010	Sheet	39 of 44




PDF created with pdfFactory trial version www.pdffactory.com

+1P2V_SBNB



PWM EN


0325




CPU_VDDA

+1P8V

Iomax=1.0A



Thermal Protection



<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

TEST COUPON

Size
A4

Document Number
Creston

Rev
SA

Date: Wednesday, August 04, 2010

Sheet 44 of 44