

BMW Z4 14" Schematics Document

Ivy/Sandy Bridge Panther Point

2012-04-02

REV : A00

DY : None Installed

UMA: UMA only installed

SG: PX solution installed.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

BMW Z4 DIS

Rev


A00

Date: Monday, April 02, 2012

Sheet 1 of 105

Block Diagram (Discrete / UMA)

Project Code: 91.4UV01.001
PCB P/N : 48.4SB02.011
Revision : 11289-1



CHARGER		40
BQ24727		
INPUTS	OUTPUTS	
AD+	BT+	
SYSTEM DC/DC		41
TPS51125R6ER		
INPUTS	OUTPUTS	
DCBATOUT	5V_AUX_S5 303V_AUX_S5 5V_S5 303V_S5 15V_S5	
CPU DC/DC		42, 43
VT1318+VT1326		
INPUTS	OUTPUTS	
5V_S5	VCC_CORE	
GFX DC/DC		44
VT1318+VT1323		
INPUTS	OUTPUTS	
5V_S5	VCC_GFXCORE	
SYSTEM DC/DC		45
VT386		
INPUTS	OUTPUTS	
5V_S5	VCCP_CPU	
SYSTEM DC/DC		46
VT385 (DIS) / RT9026 VT386 (UMA) / RT9026		
INPUTS	OUTPUTS	
DCBATOUT	105V_S3 0075V_S0 DDR_VREF_S3	
SYSTEM DC/DC		47
RT8068A		
INPUTS	OUTPUTS	
303V_S5	108V_S0	
SYSTEM DC/DC		48
APL5916		
INPUTS	OUTPUTS	
VCCP_CPU	0085_S0	
VGA DC/DC		92
VT358		
INPUTS	OUTPUTS	
5V_S5	VGA_CORE	
VGA DC/DC		93
APL5930		
INPUTS	OUTPUTS	
105V_S3	1V_VGA_S0	
Switches		
INPUTS	OUTPUTS	
105V_S3 5V_S5 303V_S5 303V_S5 108V_S0 105V_S3	105V_S0 5V_S0 303V_S0 303V_WLAN_A0AC 303V_VGA_S0 108V_VGA_S0 105V_VGA_S0	
UMA/Discrete		PCB LAYER
L1:Top L2:GND L3:Signal L4:Signal		L5:VCC L6:Signal L7:GND L8:Bottom

*1: Transition minimized differential signaling

PCH Strapping

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Panther Point will disable the TCO Timer system reboot feature).
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
INTVRMEN	Integrated 1 V VRMs is enabled when high, External when low.
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
DF_TVS	DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms ±5% resistor.
HAD_DOCK_EN# /GPIO[33]	This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel HD Audio dock signals to the corresponding Panther Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0) Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

Power Plane

Power Plane	Voltage	Actice Status	Description
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1V_S0 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1V 0.85V 0.75V 0.3V to 1.3V 0 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

Chief River Schematic Checklist Rev.0_72

Sandy & Ivy Bridge Compatibility

Pin Name	Configuration	Schematic Notes
DDR3 VREF	Sandy Bridge + Ivy Bridge	DDR3 VREF, M1 and M3 function are required.
	Ivy Bridge	No change.
PROC_SELECT# & DF_TVS	Sandy Bridge + Ivy Bridge	Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1K±5% series resistor. PROC_SELECT# also needs a 2.2K±5% pull up resistor to PCH VccDFTERM rail.
	Ivy Bridge	No change.
VCCIO_SEL	Sandy Bridge + Ivy Bridge	The POR for Ivy Bridge mobile parts is now 1.05 V. There is no longer a need for a separate VR for the processor at 1.0 V and the PCH at 1.05 V. A single VR may be shared for both.
	Ivy Bridge	No change.
VCCSA_VID[0:1]	Sandy Bridge + Ivy Bridge	VCCSA[0:1] are the select pin of VCCSA's power control.
	Ivy Bridge	No change.

Chief River Schematic Checklist Rev.0_xx

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value	POP Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1	0
CFG[4]		1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	1	1
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: 1x16 PCI Express 10: 2 x8 - PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express	11	10

Chief River Schematic Checklist Rev.0_72

USB Table

Pair	Device
0	USB3.0 port1, with Power Share
1	USB3.0 port2, debug port
2	NC
3	NC
4	Touch Panel
5	NC
6	NC
7	NC
8	WWAN
9	NC
10	Card reader
11	WLAN
12	CAMERA
13	NC

PCIE Table

PCIE	
Lane	Device
1	NC
2	NC
3	NC
4	WLAN
5	NC
6	Onboard LAN
7	NC
8	NC

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	NC
3	NC
4	ODD
5	NC

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size
A3


Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 3 of 105

SSID = CPU



Date: Friday, March 30, 2012 Sheet 5 of 105

SSID = CPU

[14] M_A_DQ[63:0] <<>> M_A_DQ[63:0]

CPU1C

3 OF 9

DDR SYSTEM MEMORY A

IVY-BRIDGE-GP-NF
71.00IVY.A0U

SA_CK0 AU36 >>> M_A_DIMA_CLK_DDR0 [14]
SA_CK#0 AY36 >>> M_A_DIMA_CLK_DDR#0 [14]
SA_CKE0 AY26 >>> M_A_DIMA_CKE0 [14]

SA_CK1 AT40 >>> M_A_DIMA_CLK_DDR1 [14]
SA_CK#1 AU40 >>> M_A_DIMA_CLK_DDR#1 [14]
SA_CKE1 BB26 >>> M_A_DIMA_CKE1 [14]

SA_CS#0 BB40 >>> M_A_DIMA_CS#0 [14]
SA_CS#1 BC41 >>> M_A_DIMA_CS#1 [14]

SA_ODT0 AY40 >>> M_A_DIMA_ODT0 [14]
SA_ODT1 BA41 >>> M_A_DIMA_ODT1 [14]

SA_DQS#0 AL11 M_A_DQS#0 <<<>> M_A_DQS#7:0 [14]
SA_DQS#1 AR8 M_A_DQS#1
SA_DQS#2 AV11 M_A_DQS#2
SA_DQS#3 AT17 M_A_DQS#3
SA_DQS#4 AV45 M_A_DQS#4
SA_DQS#5 AY51 M_A_DQS#5
SA_DQS#6 AT55 M_A_DQS#6
SA_DQS#7 AK55 M_A_DQS#7

SA_DQS0 AJ11 M_A_DQS0 <<<>> M_A_DQS7:0 [14]
SA_DQS1 AR10 M_A_DQS1
SA_DQS2 AY11 M_A_DQS2
SA_DQS3 AU17 M_A_DQS3
SA_DQS4 AW45 M_A_DQS4
SA_DQS5 AV51 M_A_DQS5
SA_DQS6 AT56 M_A_DQS6
SA_DQS7 AK54 M_A_DQS7

SA_MA0 BG35 M_A_A0 >>> M_A_A[15:0] [14]
SA_MA1 BB34 M_A_A1
SA_MA2 BE35 M_A_A2
SA_MA3 BD35 M_A_A3
SA_MA4 AT34 M_A_A4
SA_MA5 AU34 M_A_A5
SA_MA6 BB32 M_A_A6
SA_MA7 AT32 M_A_A7
SA_MA8 AY32 M_A_A8
SA_MA9 AV32 M_A_A9
SA_MA10 BE37 M_A_A10
SA_MA11 BA30 M_A_A11
SA_MA12 BC30 M_A_A12
SA_MA13 AW41 M_A_A13
SA_MA14 AY28 M_A_A14
SA_MA15 AU26 M_A_A15

[14] M_A_BS0 <<<>> BD37 SA_BS0
[14] M_A_BS1 <<<>> BF36 SA_BS1
[14] M_A_BS2 <<<>> BA28 SA_BS2

[14] M_A_CAS# <<<>> BE39 SA_CAS#
[14] M_A_RAS# <<<>> BD39 SA_RAS#
[14] M_A_WE# <<<>> AT41 SA_WE#

[15] M_B_DQ[63:0] <<<>> M_B_DQ[63:0]

CPU1D

4 OF 9

DDR SYSTEM MEMORY B

IVY-BRIDGE-GP-NF
71.00IVY.A0U

M_B_DQ0 AL4 SB_DQ0
M_B_DQ1 AL1 SB_DQ1
M_B_DQ2 AN3 SB_DQ2
M_B_DQ3 AR3 SB_DQ3
M_B_DQ4 AK4 SB_DQ4
M_B_DQ5 AK3 SB_DQ5
M_B_DQ6 AN4 SB_DQ6
M_B_DQ7 AR1 SB_DQ7
M_B_DQ8 AU4 SB_DQ8
M_B_DQ9 AT2 SB_DQ9
M_B_DQ10 AV4 SB_DQ10
M_B_DQ11 BA4 SB_DQ11
M_B_DQ12 AU3 SB_DQ12
M_B_DQ13 AR3 SB_DQ13
M_B_DQ14 AY2 SB_DQ14
M_B_DQ15 BA3 SB_DQ15
M_B_DQ16 BE9 SB_DQ16
M_B_DQ17 BD9 SB_DQ17
M_B_DQ18 BD13 SB_DQ18
M_B_DQ19 BF12 SB_DQ19
M_B_DQ20 BF8 SB_DQ20
M_B_DQ21 BD14 SB_DQ21
M_B_DQ22 BD10 SB_DQ22
M_B_DQ23 BE13 SB_DQ23
M_B_DQ24 BF16 SB_DQ24
M_B_DQ25 BE17 SB_DQ25
M_B_DQ26 BF18 SB_DQ26
M_B_DQ27 BE21 SB_DQ27
M_B_DQ28 BE14 SB_DQ28
M_B_DQ29 BG14 SB_DQ29
M_B_DQ30 BG18 SB_DQ30
M_B_DQ31 BF19 SB_DQ31
M_B_DQ32 BD50 SB_DQ32
M_B_DQ33 BF48 SB_DQ33
M_B_DQ34 BD53 SB_DQ34
M_B_DQ35 BE52 SB_DQ35
M_B_DQ36 BD49 SB_DQ36
M_B_DQ37 BE49 SB_DQ37
M_B_DQ38 BD54 SB_DQ38
M_B_DQ39 BE53 SB_DQ39
M_B_DQ40 BF56 SB_DQ40
M_B_DQ41 BE57 SB_DQ41
M_B_DQ42 BC59 SB_DQ42
M_B_DQ43 AY60 SB_DQ43
M_B_DQ44 BE54 SB_DQ44
M_B_DQ45 BG54 SB_DQ45
M_B_DQ46 BA58 SB_DQ46
M_B_DQ47 AW59 SB_DQ47
M_B_DQ48 AW58 SB_DQ48
M_B_DQ49 AU59 SB_DQ49
M_B_DQ50 AN61 SB_DQ50
M_B_DQ51 AN59 SB_DQ51
M_B_DQ52 AU59 SB_DQ52
M_B_DQ53 AU61 SB_DQ53
M_B_DQ54 AR58 SB_DQ54
M_B_DQ55 AK58 SB_DQ55
M_B_DQ56 AK58 SB_DQ56
M_B_DQ57 AL58 SB_DQ57
M_B_DQ58 AG58 SB_DQ58
M_B_DQ59 AG59 SB_DQ59
M_B_DQ60 AM60 SB_DQ60
M_B_DQ61 AL59 SB_DQ61
M_B_DQ62 AF61 SB_DQ62
M_B_DQ63 AH60 SB_DQ63

[15] M_B_BS0 <<<>> BG39 SB_BS0
[15] M_B_BS1 <<<>> BD42 SB_BS1
[15] M_B_BS2 <<<>> AT22 SB_BS2

[15] M_B_CAS# <<<>> AV43 SB_CAS#
[15] M_B_RAS# <<<>> BE40 SB_RAS#
[15] M_B_WE# <<<>> BD45 SB_WE#

SB_CK0 BA34 >>> M_B_DIMB_CLK_DDR0 [15]
SB_CK#0 AY34 >>> M_B_DIMB_CLK_DDR#0 [15]
SB_CKE0 AR22 >>> M_B_DIMB_CKE0 [15]

SB_CK1 BA36 >>> M_B_DIMB_CLK_DDR1 [15]
SB_CK#1 BB36 >>> M_B_DIMB_CLK_DDR#1 [15]
SB_CKE1 BF27 >>> M_B_DIMB_CKE1 [15]

SB_CS#0 BE41 >>> M_B_DIMB_CS#0 [15]
SB_CS#1 BE47 >>> M_B_DIMB_CS#1 [15]

SB_ODT0 AT43 >>> M_B_DIMB_ODT0 [15]
SB_ODT1 BG47 >>> M_B_DIMB_ODT1 [15]

SB_DQS#0 AL3 M_B_DQS#0 <<<>> M_B_DQS#7:0 [15]
SB_DQS#1 AV3 M_B_DQS#1
SB_DQS#2 BG11 M_B_DQS#2
SB_DQS#3 BD17 M_B_DQS#3
SB_DQS#4 BG51 M_B_DQS#4
SB_DQS#5 BA59 M_B_DQS#5
SB_DQS#6 AT60 M_B_DQS#6
SB_DQS#7 AK59 M_B_DQS#7

SB_DQS0 AM2 M_B_DQS0 <<<>> M_B_DQS7:0 [15]
SB_DQS1 AV1 M_B_DQS1
SB_DQS2 BE11 M_B_DQS2
SB_DQS3 BD18 M_B_DQS3
SB_DQS4 BE51 M_B_DQS4
SB_DQS5 BA61 M_B_DQS5
SB_DQS6 AR59 M_B_DQS6
SB_DQS7 AK61 M_B_DQS7

SB_MA0 BF32 M_B_A0 >>> M_B_A[15:0] [15]
SB_MA1 BE33 M_B_A1
SB_MA2 BD33 M_B_A2
SB_MA3 AU30 M_B_A3
SB_MA4 BD30 M_B_A4
SB_MA5 AV30 M_B_A5
SB_MA6 BG30 M_B_A6
SB_MA7 BD29 M_B_A7
SB_MA8 BE30 M_B_A8
SB_MA9 BE28 M_B_A9
SB_MA10 BD43 M_B_A10
SB_MA11 AT28 M_B_A11
SB_MA12 AV28 M_B_A12
SB_MA13 BD46 M_B_A13
SB_MA14 AT26 M_B_A14
SB_MA15 AU22 M_B_A15


DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)		
Size	Document Number		Rev		A00
A3	BMW Z4 DIS				
Date:	Friday, March 30, 2012	Sheet	6	of	105

SSID = CPU



PEG Static Lane Reversal	
CFG[2]	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG[4]	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIE Port Bifurcation Straps	
CFG[6:5]	11: 1x16 PCI Express
	10: 2 x8 - PCI Express
	01: Reserved
	00: 1x8, 2x4 PCI Express



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size

Document Number

BMW Z4 DIS

Date: Friday, March 30, 2012



Sheet 7

Rev

A00

105

A00 3/30
X01 12/21
X01 12/16
X01 12/15
X01 12/09



POWER


CORE SUPPLY

PEG IO AND DDR IO

QUIET RAILS

SVID

SENSE LINES




Voltage Rail	Voltage(V)	Iccmax(A)
VCC_CORE(ULV)	0.3-1.52	33
VAXG(ULV)	0-1.52	33
VCCIO	1.95	8.5
VDDQ	1.5	5
VCCSA	0.9	4
VCCPLL	1.8	1.2

Layout Note:
R803, R804, R805 need close to CPU
Alert# signal must be routed between the Clock and Data lines to reduce the cross talk between them



Need place Pull Hi at INVP page

Layout Note:
1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing

Layout Note:
1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing



SSID = CPU



DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)Size
A3

Document Number

BMW Z4 DIS

Date: Friday, March 30, 2012

Sheet 10 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number
BMW Z4 DIS

Date: **Friday, March 30, 2012**

Rev
A00

Sheet 11 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 12 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserved)


Size	Document Number	Rev
A3	BMW Z4 DIS	A00

Date: Friday, March 30, 2012	Sheet 13 of 105
------------------------------	-----------------


SSID = MEMORY



Note:
SA0 DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30




Layout Note:
Place these Caps near SO-DIMMA.



Layout Note:
For S3 reduction circuit's 1D5V return pass.



SSID = MEMORY



(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 16 of 105

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.









Title			PCH (LVDS/CRT/DDI)	
Size	Document Number	Rev		
A3	BMW Z4 DIS	A00		
Date:	Friday, March 30, 2012	Sheet	17	of 105

SSID = PCH



USB3.0/2.0 Mapping Table

USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

Layout Note:
Trace Length :
PCH ~9000mil~~Cap~~1000mil~~CONN



PANTHER-GP-NF



USB Table


Pair	Device
0	USB3.0 port1, with Power Share
1	USB3.0 port2
2	NC
3	NC
4	Touch Panel
5	NC
6	NC
7	NC
8	WWAN
9	NC
10	Card reader
11	WLAN
12	CAMERA
13	NC

1. USB Ext. port 9 (HS) External debug port use on Chief River platform.
2. 2011 July; Microsoft will support USB3.0 debug--> Port1 useable.


Layout Note:

1. USBRBIAS/# use 500hm single-ended impedance spacing to other signal=15mil
2. Length < 500mil

Boot Bios Strap		
GNT1#/GPIO51	SATA16P/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



A16 Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH (PCI/USB/NVRAM)


Size A3 Document Number **BMW Z4 DIS** Rev **A00**

Date: Friday, March 30, 2012 Sheet 18 of 105


SSID = PCH

Layout Note:


DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



Sequence:
S0 PWR GOOD after PM SLP S3# delay 200 ms




DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled




SSID = PCH

S5 power rail CLKREQ#:
PCIECLKRQ[0]#
PCIECLKRQ[7:3]#





PCIE CLK RQ6#
PCIE CLK RQ3#
PCIE CLK RQ0#
PCIE CLK RQ4#

PCIE CLK RQ5#
PCIE CLK RQ7#





Layout Note:
Layout trace < 14000mil

Layout Note:
CLKOUT termination
place close to PCH <500mil



Layout Note:
Layout trace < 14000mil



PCI-E*

LAN

NC

CLKOUT_PCIE0N
CLKOUT_PCIE0P

CLKOUT_PCIE1N
CLKOUT_PCIE1P

CLKOUT_PCIE2N
CLKOUT_PCIE2P

CLKOUT_PCIE4N
CLKOUT_PCIE4P

CLKOUT_PCIE5N
CLKOUT_PCIE5P

CLKOUT_PCIE6N
CLKOUT_PCIE6P

CLKOUT_PCIE7N
CLKOUT_PCIE7P

CLKOUT_ITPXPDP_N
CLKOUT_ITPXPDP_P

PANTHER-GP-NF
71.PANTH.00U

CLKOUT_PCIE1N
CLKOUT_PCIE1P

CLKOUT_PCIE2N
CLKOUT_PCIE2P

CLKOUT_PCIE4N
CLKOUT_PCIE4P

CLKOUT_PCIE5N
CLKOUT_PCIE5P

CLKOUT_PCIE6N
CLKOUT_PCIE6P

CLKOUT_PCIE7N
CLKOUT_PCIE7P

CLKOUT_ITPXPDP_N
CLKOUT_ITPXPDP_P

PANTHER-GP-NF
71.PANTH.00U

PANTHER-GP-NF
71.PANTH.00U

Controller Link

CLKOUT_PCIE1N
CLKOUT_PCIE1P

CLKOUT_PCIE2N
CLKOUT_PCIE2P

CLKOUT_PCIE4N
CLKOUT_PCIE4P

CLKOUT_PCIE5N
CLKOUT_PCIE5P

CLKOUT_PCIE6N
CLKOUT_PCIE6P

CLKOUT_PCIE7N
CLKOUT_PCIE7P

CLKOUT_ITPXPDP_N
CLKOUT_ITPXPDP_P

PANTHER-GP-NF
71.PANTH.00U

PANTHER-GP-NF
71.PANTH.00U

PCIE CLK REQ2#
PCIE_CLK_REQ1#

S0 power rail CLKREQ#:
PCIECLKRQ[2:1]#

PCIE CLK RQ2#
PCIE_CLK_RQ1#

PCIE CLK RQ5#
PCIE_CLK_RQ7#

PCIE CLK RQ6#
PCIE_CLK_RQ3#

PCIE CLK RQ7#
PCIE_CLK_RQ4#

PCIE CLK RQ8#
PCIE_CLK_RQ5#

PCIE CLK RQ9#
PCIE_CLK_RQ6#

PCIE CLK RQ10#
PCIE_CLK_RQ7#

PCIE CLK RQ11#
PCIE_CLK_RQ8#

PCIE CLK RQ12#
PCIE_CLK_RQ9#

PCIE CLK RQ13#
PCIE_CLK_RQ10#

PCIE CLK RQ14#
PCIE_CLK_RQ11#

PCIE CLK RQ15#
PCIE_CLK_RQ12#

PCIE CLK RQ16#
PCIE_CLK_RQ13#

PCIE CLK RQ17#
PCIE_CLK_RQ14#

PCIE CLK RQ2#
PCIE_CLK_RQ1#

PCIE CLK RQ5#
PCIE_CLK_RQ7#

PCIE CLK RQ6#
PCIE_CLK_RQ3#

PCIE CLK RQ7#
PCIE_CLK_RQ4#

PCIE CLK RQ8#
PCIE_CLK_RQ5#

PCIE CLK RQ9#
PCIE_CLK_RQ6#

PCIE CLK RQ10#
PCIE_CLK_RQ7#

PCIE CLK RQ11#
PCIE_CLK_RQ8#

PCIE CLK RQ12#
PCIE_CLK_RQ9#

PCIE CLK RQ13#
PCIE_CLK_RQ10#

PCIE CLK RQ14#
PCIE_CLK_RQ11#

PCIE CLK RQ15#
PCIE_CLK_RQ12#

PCIE CLK RQ16#
PCIE_CLK_RQ13#

PCIE CLK RQ17#
PCIE_CLK_RQ14#

PCIE CLK RQ2#
PCIE_CLK_RQ1#

PCIE CLK RQ5#
PCIE_CLK_RQ7#

PCIE CLK RQ6#
PCIE_CLK_RQ3#

PCIE CLK RQ7#
PCIE_CLK_RQ4#

PCIE CLK RQ8#
PCIE_CLK_RQ5#

PCIE CLK RQ9#
PCIE_CLK_RQ6#

PCIE CLK RQ10#
PCIE_CLK_RQ7#

PCIE CLK RQ11#
PCIE_CLK_RQ8#

PCIE CLK RQ12#
PCIE_CLK_RQ9#

PCIE CLK RQ13#
PCIE_CLK_RQ10#

PCIE CLK RQ14#
PCIE_CLK_RQ11#

PCIE CLK RQ15#
PCIE_CLK_RQ12#




PCIE CLK RQ16#
PCIE_CLK_RQ13#

PCIE CLK RQ17#
PCIE_CLK_RQ14#

Layout Note:
Can Place Far away PCH

Layout Note:
CLKOUT termination
place close to PCH <500mil

Layout Note:
1500mil < Layout trace < 10000mil



BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX (AMD)	0	0
DIS	0	1
UMA	1	0
Optimus (NV)	1	1


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**



Size: A3 Document Number: **BMW Z4 DIS** Rev: **A00**

Date: Friday, March 30, 2012 Sheet: 20 of 105

SSID = PCH



SSID = PCH



PLL ON DIE VR ENABLE	
GPI028 (PLL_ODVR_EN)	Weakly internal pull up 20k. High - Enable LOW - Disable

DMB40


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size: A3 Document Number: **BMW Z4 DIS** Rev: **A00**

Date: Friday, March 30, 2012 Sheet 22 of 105

SSID = PCH



Voltage Rail	Voltage(V)	Iccmax(A)
V_PRC0_I0	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccI0	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTerm	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccCLKDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.955
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to chipset EDS V.0.7

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER1)

Size

Document Number


BMW Z4 DIS

Rev	
-----	--



Date: Friday, March 30, 2012

Sheet 23 of 105

SSID = PCH



SSID = PCH



DMB40

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (VSS)**

Size A3 Document Number **BMW Z4 DIS** Rev **A00**

Date: Friday, March 30, 2012 Sheet 25 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Date: **Friday, March 30, 2012**

Reserved

Rev
A00




Sheet 26 of 105





Layout Note:
Need more space




SSID = Thermal



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125



Thermal Sensor	
ADJ	Temp. (C)
Pull high	95
Pull low	90
Floating	85



(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Rev
A00

Sheet 29 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS





Date: Friday, March 30, 2012

Rev
A00


Sheet 30 of 105

Reserved

SSID = LOM




Layout Note:
Close to pin1




Layout Note:
Close to pin13

Layout Note:
Close to pin13





Layout Note:
Close to pin9


Layout Note:
Close to pin22



Layout Note:
Close to pin34



Layout Note:
Close to pin37



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LOM

Size

Document Number

BMW Z4 DIS

Rev

Date: Friday, March 30, 2012

Sheet 31 of 105

(Blanking)

DMB40



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

BMW Z4 DIS

Rev

A00

Date: Friday, March 30, 2012

Sheet 32 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 33 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Rev
A00

Sheet 34 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
BMW Z4 DIS

Rev
A00


Date: Friday, March 30, 2012

Sheet 35 of 105

SSID = Reset.Suspend



ROSA Run Power



5V_S0


5V_S0 Consumption
Peak current 6A

3D3V_S0

3D3V_S0 Consumption
Peak current 2.5A

1D5V_S0

TPCA8062-H-GP MAX 28A
Rds(on) = 4.1~5.6m Ohm
MAX Current 6A




<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Plane Enable			
Size A3	Document Number BMW Z4 DIS		Rev A
Date: Friday, March 30, 2012	Sheet	36 of	105

SSID = Reset.Suspend


Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to CPU
S3 Power Reduction Circuit PM_DRAM_PWRGD



Close to DIMM
S3 Power Reduction Circuit PM_DRAM_PWRGD




Close to CPU
S3 Power Reduction Circuit SM_DRAMRST#



DMB40

SSID = PWR.Support



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN

Size	A3
------	----

	Document Number
--	-----------------


BMW Z4 DIS

Rev	A00
-----	-----


Date: Friday, March 30, 2012

Sheet 38 of 105

SSID = PWR.Support



Note: Mark the ON/OFF on the MB.



Layout Note:
Place near Battery CONN

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A3

Document Number	BM
-----------------	-----------


BMW Z4 DIS

Rev	A0
-----	-----------

Date: Friday, March 30, 2012

Sheet 39 of 105


SSID = Charger




Charger Current=1.25A

EC Code for BQ24727

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1



SSID = PWR.Plane.Regulator_5v3p3v




Volterra's suggestion: VCC 26x22uF(0805) 1-PHASE VCC VCCAXG 23x22uF(0805) for 1-PHASE VCCAXG
--



Size A2	Document Number BMW Z4 DIS	Rev A00
------------	--------------------------------------	-------------------

Date: Friday, March 30, 2012 Sheet 42 of 105


SSID = CPU.Regulator



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VT1318+1326 CPU CORE2+1(2/3)			
Size A3	Document Number	Rev	
BMW Z4 DIS		A00	
Date:	Friday, March 30, 2012	Sheet 43	of 105

SSID = CPU.Regulator




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VT1318+1323_CPU_CORE1+1(3/3)			
Size A3	Document Number		Rev
	BMW Z4 DIS		A00
Date:	Friday, March 30, 2012	Sheet 44 of	105

```
SSID = PWR.Plane.Regulator_1p05v
```



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D05V PCH & VCCP CPU

Size

Document Number

BMW Z4 DIS

Rev


Date: Friday, March 30, 2012

Sheet 45 of 105


Date: Friday, March 06, 2015	
------------------------------	--

Sheet 45 of 105

SSID = PWR.Plane.Regulator_1p5v0p75v



RT9026 for 0D75V_S0




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
VT385 1D5V S3/RT9026 0D75V S0			
Size A3	Document Number	Rev	
	BMW Z4 DIS	A00	
Date:	Friday, March 30, 2012	Sheet 46 of	105

SSID = PWR.Plane.Regulator_1p8v





SSID = PWR.Plane.Regulator_vccsa

X02 1/9





<Core Design>

SSID = VIDEO




Camera Power




SSID = VIDEO

LCD Power for ROSA



X03 2/16



<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LCD Connector		
Size A3	Document Number BMW Z4 DIS	Rev A00
Date: Tuesday, April 03, 2012	Sheet 49 of	105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 50 of 106

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 52 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Rev
A00

Sheet 53 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 54 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS


Rev
A00

Date: Friday, March 30, 2012

Sheet 55 of 105


ITP/Fan Connector

SSID = SATA




Layout Note:

AC coupling Cap;
place near CONN(<100mils)



HDD CONN




Due to layout, HDD1 pin 23 modify 5V_S5




20.81599.022

2nd = 22.10300.C51

ODD CONN



Zero Power ODD Power Sequence



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODD

Size

Document Number

BMW Z4 DIS

Rev

Date: Friday, March 30, 2012

Sheet 56 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Reserved

Rev
A00

Sheet 57 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS


Rev
A00

Date: Friday, March 30, 2012

Sheet 58 of 105

Reserved

SSID = LOM



DMB40





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RJ45+Transfermer		
Size	Document Number	Rev
A4	BMW Z4 DIS	A00
Date:	Tuesday, April 03, 2012	Sheet 59 of 105

SSID = Flash.ROM


SPI Flash ROM(8M) for PCH



Layout Note:

KBC----10"----PCH
KBC----1.5"~6.5"----SPI
PCH----0.5"~6.5"----SPI

SSID = RBATT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Title																													

Flash/RTC

Size
A3

Document Number

BMW Z4 DIS

Rev	
A00	

Date: Friday, March 30, 2012

Sheet 60 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

BMW Z4 DIS


A00

Date: Friday, March 30, 2012


Sheet 61 of 105

SSID = USB

A00 3/27
X01 12/23




A00 3/23





X01 12/13

USB3.0 Port1 with power share




X01 12/15
X01 12/02



5V_S5

X03 01/30



TPS2541 charging type setting			
	CTL1	CTL2	CTL3
CDP	1	1	1
DCP	0	0	X

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0

Size A3 Document Number **BMW Z4 DIS** Rev **A00**

Date: Friday, March 30, 2012 Sheet 62 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 63 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012


Sheet 64 of 105

Mini Card Connector(802.11a/b/g/n)

[illegible]

Title			
WLAN/BT			
Size A3	Document Number		Rev
	BMW Z4 DIS		A00
Date:	Friday, March 30, 2012	Sheet 65 of	105

SSID = Wireless



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
WWAN/MSATA			
Size A3	Document Number		Rev
	BMW Z4 DIS		A00
Date:	Friday, March 30, 2012	Sheet 66 of	105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00


Date: Friday, March 30, 2012

Sheet 67 of 105

SSID = User.Interface

Front Power LED

LOW acted from KBC GPIO




SATA HDD LED

LOW acted from PCH GPIO




Battery LED2(White_LED)

LOW acted from KBC GPIO




Battery LED1(Amber_LED)

LOW acted from KBC GPIO




TPLOCK LED

LOW acted from KBC GPIO




WLAN LED

LOW acted from KBC GPIO




PWRBTN



<Core Design>


SSID = KBC

Internal Keyboard Connector



SSID = Touch.Pad


Touch Pad Connector



DMB40

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Key Board/Touch Pad			
Size	Document Number	Rev	
A3	BMW Z4 DIS	A00	
Date:	Friday, March 30, 2012	Sheet	69 of 105


SSID = User.Interface



DMB40

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number BMW Z4 DIS		Rev A00
Date: Friday, March 30, 2012		Sheet 70 of	105

SSID = CPU



(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 72 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 73 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Reserved

Rev
A00

Sheet 74 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

(Reserved)

Date: Friday, March 30, 2012Sheet 75 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 76 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 77 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 78 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Rev
A00

Sheet 79 of 105

Reserved

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 80 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3










Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 81 of 105

SSID = User.Interface



X01 12/09 Request by EMI

A00 3/27

<Core Design>

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title





IO Board Connector

Size A3 Document Number **BMW Z4 DIS** Rev **A00**


Date: Friday, March 30, 2012 Sheet 82 of 105

SSID = VIDEO

[4] PEG_TXP[7..0] >> >> PEG_RXP[7..0] [4]
[4] PEG_TXN[7..0] >> >> PEG_RXN[7..0] [4]



X01 12/15



<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU PEG/STRAPPING(1/5)**


Size: A3 Document Number: **BMW Z4 DIS** Rev: **A00**

Date: Friday, March 30, 2012 Sheet: 83 of 105

SSID = VIDEO




Layout Note:
Place MVREF R & C close to GPU



25mm (Max) 5mm (Max) 25mm (Max)

Layout Note:
Place all these components very close to GPU
(Within 25mm) and keep all component close
to each other (within 5mm) except R_MEM_2






DMB40

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
GPU Memory (2/5)
Size A3 Document Number
BMW Z4 DIS
Date: Friday, March 30, 2012 Sheet 84 of 105
Rev A00

CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRNS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0: Advertises the PCIe device as 5.0GT/s capable at power on 1: Advertises the PCIe device as 5.0GT/s capable at power on	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low	?	0
GPROB_ROMSO	GPIO8		0	0
VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: The device won't be recognized as the system's VGA controller	0	0
ROM1DCFG[2:0]	GPIO[13:11]	BIOS ROM 20M: Config[2] defines the ROM type BIOS_ROM_20M=0: Config[2] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMEN	0: Disable external BIOS ROM device 1: Enable external BIOS ROM device	X	0
VP_DEVICE_STRAP_IN	V2SYN	VP Device Strap Enable: Indicates to the software driver that it sense whether or not a VP device is connected on the VP Host interface.	X	0
RSVD	H2SYN	RESERVED	0	0
RSVD	GENERIC	RESERVED	0	0
AUD[1]	HSYN	AUD[1:0]: 11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYN		X	1












Straps Pin



MEMORY ID Table

DVPPDATA[3:0]	Description
0011	GD0R5 1.256KHz Hynix-H5GQ2H24AFR-T2C 128M*16
0001	GD0R5 1.256KHz Hynix-H5GQ2H24AFR-T2C 128M*16
0000	GD0R5 1.256KHz SAMSUNG-K4G28325FD-F04 128M*16





DVPPDATA[0:3] Default: Pull down



100 MHz Spread Selection Table

S1	S0	Down Spread%
L	L	OFF
L	M	-0.5
L	H	-2.5
M	L	-0.25
M	M	-0.75
M	H	-1.0
H	L	-1.5
H	M	-2.0
H	H	-3.0

SSID = VIDEO




PX4_0				
Mode	PX_EN	PX_EN_1V	PX_EN_VDDC	BIF_VDDC
DIS	Low	Low	High	VGA_CORE
BAC0	High	High	Low	1V_VGA_S0

POP	Q8601, Q8602, R8601, U8601, U8602, U8603 U8604, R8603, R8604, R8408
DY	R8612

PX5.0	
POP	R8612
DY	Q8601, Q8602, R8601, U8601, U8602, U8603 U8604, R8603, R8604, R8605, R8408

SSID = VIDEO

For Video output port power rail.



DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU_DPPWR/GND(5/5)

Size

Document Number


BMW Z4 DIS

Rev


Date: Friday, March 30, 2012

Sheet 87 of 105

SSID = VIDEO



SSID = VIDEO



(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved		
Size	Document Number				Rev
A3	BMW Z4 DIS				A00
Date:	Friday, March 30, 2012		Sheet	90 of	106

(Blanking)

DMB40

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Rev
A00


Sheet 91 of 105

SSID = PWR.Plane.Regulator_vga_core




SSID = PWR.Plane.Regulator_3p3v_vga, 1p8v_vga, 1p5v_vga, 1v_vga


3D3V_S0 to 3D3V_VGA_S0 Transfer




1D8V_S0 to 1D8V_VGA_S0 Transfer



1D5V_S3 to 1D5V_VGA_S0 Transfer



APL5930 for 1V_VGA_S0



(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 94 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
BMW Z4 DIS

Rev
A00

Date: Friday, March 30, 2012

Sheet 95 of 105

(Blanking)

DMB40



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
BMW Z4 DIS

Date: Friday, March 30, 2012

Rev
A00

Sheet 96 of 105

Reserved

SSID = User.Interface

RF



SSID = Mechanical

On the TOP side




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors			
Size A2	Document Number BMW Z4 DIS	Rev A00	
Date: Friday, March 30, 2012	Sheet 97	of	105

(AC mode)

Within logic high level and disable if it is less than the logic low level.



Not floating.

Sense the power button status

This signal has an internal pull-up resistor and has an internal 16 ms de-bounce on the input.

Tb
VSREF must be powered up before Vcc2_3, or after Vcc2_3 within 0.7 V. Also, VSREF must power down after Vcc2_3, or before Vcc2_3 within 0.7 V.

This signal represents the Power Good for all the non-CORE and non-graphics power rails.

The diagram shows the timing relationships between several signals during a transition. The signals and their levels are:

- DGPU_PWR_EN#** (Discrete only): Active-low signal, shown as a falling edge.
- PCH GPIO48 output**: A green signal line.
- 3D3V_VGA_S0** (Discrete only): A signal that transitions from low to high, labeled "3D3V_VGA_S0 above VT358 VIH".
- 8289A_EN/DEH_VGA** (Discrete only): A signal that transitions from low to high.
- VGA_CORE** (Discrete only): A signal that transitions from low to high.
- 1V_VGA_S0** (Discrete only): A signal that transitions from low to high.
- 5930_PG00D_1V** (Discrete only): A signal that transitions from low to high.
- 106V_VGA_S0** (Discrete only): A signal that transitions from low to high.
- APL5930 PG00D**: A green signal line.
- VT358 PG00D**: A green signal line.
- DGPU_PWROK** (Discrete only): A signal that transitions from low to high.
- 106V_VGA_S0** (Discrete only): A signal that transitions from low to high.

Key timing parameters are indicated:

- Ta > 0ms**: Delay from the falling edge of DGPU_PWR_EN# to the rising edge of 3D3V_VGA_S0.
- Tb > 0ms**: Delay from the rising edge of 3D3V_VGA_S0 to the rising edge of 106V_VGA_S0.
- Tc > 0ms**: Delay from the rising edge of 106V_VGA_S0 to the rising edge of 1V_VGA_S0.
- Td < 20ms**: Delay from the rising edge of 1V_VGA_S0 to the rising edge of 5930_PG00D_1V.

(DC mode)

red word: KBC GPIO






VSREF_Sus must be powered up before VccSus2_3, or after VccSus2_3 within 0.7 V. Also, VSREF_Sus must power down after VccSus2_3, or before VccSus2_3 within 0.7 V.

VSREF must be powered up before Vcc2_3, or after Vcc2_3 within 0.7 V. Also, VSREF must power down after Vcc2_3, or before Vcc2_3 within 0.7 V.


This signal represents the Power Good for all the non-CORE and non-graphics power rails.

Wistron CHIEF RIVER POWER UP SEQUENCE DIAGRAM







KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



DATE	PAGE	Change Item	Owner	Version
2011 11/28	92	Change VT358 AVDD power rail to 5V_S5 to avoid leakage	Power	X01
2011 11/28	92	Re-name Cap PC4663 to PC9218.	EE	X01
2011 11/28	85	Change U8506 power rail and select pin to 3D3V_VGA_S0 to avoid leakage	EE	X01
2011 11/28	93	Change PU9303 to 74.05930.03D by design	EE	X01
2011 11/28	93	POP PD9301, PD9302, PD9303, PD9304, PC9328, change PR9327 to 20K, PR9330 to 10K, PC9326 to 0.1u, PR9312 to 100K, PR9312 re-connect to DGPU_PWR_EN, PD9302 re-connect to DGPU_PWROK for GPU power sequence	EE	X01
2011 11/28	37	Change R3714 to 10K to fix step-like waveform	EE	X01
2011 11/28	84	DY R8408 cause GPU support PX5.0	EE	X01
2011 11/28	86	DY R8605, Q8602, R8603, R8604, U8601, U8602, U8603, U8604, cause GPU support PX5.0	EE	X01
2011 12/02	27	Reserved DGPU_PWROK signal to inform KBC	EE	X01
2011 12/02	62	POP R6208, DY R6201 for USB charging function.	EE	X01
2011 12/02	85	Change VRAM type setting.	EE	X01
2011 12/02	41	Change PT4101, PT4103, PT4104 to 77.52271.09L for design change	EE	X01
2011 12/02	27	Add R2737 for avoiding KBC power drop.	EE	X01
2011 12/02	37	Change R3719 to Q402 type	EE	X01
2011 12/02	69	Change TPAD1 conn by ME	ME	X01
2011 12/02	82	Change LEDBD1 conn by ME	ME	X01
2011 12/02	56	Change HDD1 conn by ME	ME	X01
2011 12/02	68	Change PWSW1 conn by ME	ME	X01
2011 12/02	27	Change RSTSW1 conn by ME	ME	X01
2011 12/02	39	Add BATSW1 and R3901 for avoiding MB crack on assembling.	ME	X01
2011 12/02	60	Change RTC1 conn by ME	ME	X01
2011 12/02	39	DY D3901, D3902, D3903 cause the battery is internal type.	EE	X01
2011 12/02	51	Re-name D5001 and F5001 to D5101 and F5101, and DY F5101 and add R5109 due to no current leakage problem	EE	X01
2011 12/02	14	Change DM1 conn by ME	ME	X01
2011 12/02	27	Change R2724 to 20K for X01 version	EE	X01
2011 12/02	85	DY C8523, cause VGA temp detect by SMBUS.	EE	X01
2011 12/02	28	DY U2803, C2817, C2818 cause VGA temp detect by SMBUS.	EE	X01
2011 12/02	38	Del PR3812.	EE	X01
2011 12/02	49	Change LCD1 conn by ME	ME	X01
2011 12/02	60	POP U6001 and del ROMSK1 for X01 version	EE	X01
2011 12/02	65	Change R6507 to J type	EE	X01
2011 12/02	39	Change BATT1 conn by ME	ME	X01
2011 12/02	82	Change IOBD1 conn by ME	ME	X01
2011 12/02	68	Add WLAN/WWAN LED power control circuit	EE	X01

DATE	PAGE	Change Item	Owner	Version
2011 12/09	27	Change AOAC_PCIE_WAKE# pull high to 3D3V_WLAN_AOAC and PCIE_WAKE# to 3D3V_LAN_S5	EE	X01
2011 12/09	66	Change WWAN power to 3D3V_S0	EE	X01
2011 12/09	8	Change VCC_CORE MLCC by power team request	Power	X01
2011 12/09	9	Change AXG_CORE MLCC by power team request	Power	X01
2011 12/09	22	Reserved DGPU_HOLD_RST# & DGPU_PWR_EN# pull high and down	EE	X01
2011 12/09	97	Follow EMI request added Cap.	EMI	X01
2011 12/09	20	Rename PCIE request pin	EE	X01
2011 12/09	65	Add WLAN requirist circuit	EE	X01
2011 12/12	40	design change PU4001 by Power team request	Power	X01
2011 12/12	41	design change PU4106 by Power team request	Power	X01
2011 12/12	41	Change PU4102 to colay symbol by Power team request	Power	X01
2011 12/12	45	Change PU4501to VT386 by Power team request	Power	X01
2011 12/12	46	Change PR4609 and PR4612 by Power team request	Power	X01
2011 12/12	48	Change PU4801 by Power team request	Power	X01
2011 12/12	43	Reserved PT4301 by Power team request	Power	X01
2011 12/12	84	Change R8412 to 4.7k.	EE	X01
2011 12/12	27	Change U2701 to new P/N	EE	X01
2011 12/13	82	Add ER8201, ER8202, ER8203, ER8204 by EMI request.	EMI	X01
2011 12/13	18	Reserved USB_PN13, USB_PP13 test point.	EE	X01
2011 12/13	62	Del USB3.0 Redriver circuit.	EE	X01
2011 12/13	27	Change R2735 and R2737 to 20K for fix AUX power overshoot.	EE	X01
2011 12/13	41	Change PC4127 to 4.7uF for fix AUX power overshoot.	EE	X01
2011 12/13	82	Add ER8205, EC8206 by EMI request.	EMI	X01
2011 12/13	46	Add EL4601, EL4602 by EMI request.	EMI	X01
2011 12/13	43	Add EG4301,EG4302EG4303,EG4304,EG4305,EG4306,EG4307 by EMI request.	EMI	X01
2011 12/13	44	Add EG4401,EG4402,EG4403,EG4404,EG4405,EG4406,EG4407 by EMI request.	EMI	X01
2011 12/13	15	Change DM2 conn by ME request	ME	X01
2011 12/15	97	Add EC9736, EC9726, EC9750 EC9708, EC9709, EC9770, EC9705, EC9769 by RF request.	RF	X01
2011 12/15	56	Add EC5601 by RF request.	RF	X01
2011 12/15	46	Add EC4638 by RF request.	RF	X01
2011 12/15	31	Add EC3122 by RF request.	RF	X01

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size A3

Document Number

Rev

Date: Friday, March 30, 2012

Sheet 103 of 105

A00

DATE	PAGE	Change Item	Owner	Version
2011 12/15	14	Change DM1 P/N to 62.10017.S81	EE	X01
2011 12/15	15	Change DM2 P/N to 62.10017.T01	EE	X01
2011 12/15	62	Del R6201 change by USB detect function	EE	X01
2011 12/15	65	DY R6507, U6501 for design change	EE	X01
2011 12/15	68	Add R6809, DY C6802, R6803, D6802, WLAN LED power control by AOAC_WLAN_EN#.	EE	X01
2011 12/15	8	Change C825, C830, C831, C832 to 0805 type.	EE	X01
2011 12/15	9	Change C906, C907, C908, C909, C910 to 0805 type.	EE	X01
2011 12/15	93	Del 1D8V_VGA_S0 power good circuit.	EE	X01
2011 12/15	83	Del VGA_RST# circuit.	EE	X01
2011 12/15	86	Del 1D5V_VGA_S0 power good circuit.	EE	X01
2011 12/15	31	Reserved EC3101 by RF request.	RF	X01
2011 12/15	97	Reserved EC9771, EC9772 by RF request.	RF	X01
2011 12/16	86	Change C8642, C8650, C8647 to 22u 0805 size.	EE	X01
2011 12/16	62	Pop TR6204, DY R6279, R6280.	EMI	X01
2011 12/16	49	Pop TR4902, DY R4903, R4906.	EMI	X01
2011 12/16	8	Change C847 to 22u 0805 size.	EE	X01
2011 12/16	68	Pop C6802, for soft start.	EE	X01
2011 12/19	38	Change PC3806 to 0805 type	Power	X01
2011 12/19	43	Del PT4301 cause no layout area.	Power	X01
2011 12/20	44	Change PWR_GFX to PWR_CPU	Power	X01
2011 12/20	18	Change touch panel USB signal to port 4.	EE	X01
2011 12/20	82	Reserved TPAN1, and swap IOBD1's main and 2nd source.	EE	X01
2011 12/20	49	Swap LCD1's main and 2nd source.	EE	X01
2011 12/20	14	Change R1401, R1402 to short pad	EE	X01
2011 12/20	15	Change R1502 to short pad	EE	X01
2011 12/20	39	Change R3902, R3903, R3904 to 100 ohm to avoid break KBC when battery in.	EE	X01
2011 12/20	27	Del RN2703, add R2714, R2715.	EE	X01
2011 12/21	48	POP PR4814, change PR4811 to 365ohm, PR4813 to 100Kohm	Power	X01
2011 12/21	21	Add R2115 and del R6001 for SPI louting setting	EE	X01
2011 12/21	8	DY C807, C843, C824.	Power	X01
2011 12/21	42	Change PR4236 to 374ohm, PR4249 to 7.68Kohm.	Power	X01
2011 12/21	43	Change PU4301 IC to lastly version.	Power	X01
2011 12/21	44	Change PU4401 IC to lastly version.	Power	X01
2011 12/21	40	Design change PU4002 by power request	Power	X01
2011 12/21	27	Add R2716 to modify PSL circuit.	EE	X01
2011 12/23	82	Swap USB1, USB10 signal to TR8202 TR8201 for layout	EE	X01

DATE	PAGE	Change Item	Owner	Version
2011 12/23	62	Swap USB0 signal to TR6204 for layout	EE	X01
2011 12/23	97	Del H8.	ME	X01
2011 12/27	51	Pop D5101, DY R5109.	EE	X01
2011 12/30	93	Change PD9301, PD9302, PD9303, PD9304's 2nd source to 83.R5003.H8H	EE	X01
2011 12/30	31	Change U3101 to 71.08162.A03 due to vendor update new version.	EE	X01
2011 12/30	97	Pop EC9738, EC9739, EC9741, EC9743, EC9744, EC9764, EC9765, EC9766, EC9767, EC9768	EMI	X01
2011 12/30	36, 93	Change U3601 U3602 PU9305 PU9306 2nd to 84.04178.037	Power	X01
2011 12/30	49	Change TR4902 to 69.10103.041	EMI	X01
2012 01/09	15, 24	DY C1507 and C2403 by PI testing result.	EE	X01
2012 01/09	48	Change VCCSA to LDO type.	Power	X02
2012 01/09	51	Change HDMI SMBUS pull up power to 5V_HDMI_S0_R	EE	X03
2012 01/30	48	Reserved PC4818 PC4819 to prevent VCCSA power IC VID setting(PWM solution)	EE	X03
2012 01/30	68	Add D6803 to fix DW1703 BT LED behavior. and change WLAN LED power rail to 5V_S0.	EE	X03
2012 01/30	97, 38	Take off EC9704, del PS_ID_R.	EE	X03
2012 01/30	82	Move IO BD conn signal for coaxial cable	EE	X03
2012 01/30	66	DY R6615.	EE	X03
2012 01/30	40, 38	Change PR4004 to 3K and PR3816 to 3.3K for hiccup mode adaptor.	EE	X03
2012 01/30	62	Change U6201 to lastly version.	EE	X03
2012 01/30	31	Change L3101 to prevent the shortage problem.	EE	X03
2012 02/06	82	Change TPAN1 P/N by ME request and modify conn pin define.	EE	X03
2012 02/06	31	Reserved C3110 for Lan IC.	EE	X03
2012 02/06	5, 8, 9, 14, 15, 19, 23, 24, 27, 28, 36, 37, 38, 49, 51, 62, 65, 66, 83, 85	Change R504, R812, R909, R1404, R1405, R1505, R1503, R1921, R1916, R1924, R1929, R1925, R2304, R2301, R2307, R2306, R2308, R2403, R2404, R2412, R2402, R2702, R2765, R2794, R2778, R2792, R2733, R2767, R2768, R2720, R2764, R2723, R2727, R2807, R3614, R3710, PR3819, R4912, R4913, R5125, R5101,R5102, R5149, R5103, R5108, R5107, R5106, R5105, R6202, R6203, R6204, R6205, R6505, R6502, R6616, R8322, R8504, R8506, R8507, to short pad	EE	X03
2012 02/10	41, 42, 45, 46, 47, 95	Change PR4127, PR4130, PR4133, PR4116, PR4251, PR4250, PR4212, PR4207, PR4228, PR4523, PR4522, PR4510, PR4511, PR4626, PR4621, PR4622, PR4623, PR4611, PR4602, PR4702 ,PR9215 to short pad	Power	X03
2012 02/13	51	Change HDMI output power design	EE	X03
2012 02/13	41, 42, 18 19, 28, 93	Change PR9311, PR9320, PR4116, PR4219, PR4223, PR4252, PR4254, PR4261, R1823, R1927 R2813 to short pad	Power	X03
2012 02/13	97	Add EC9704, EC9706, EC9716, EC9718, EC9722, EC9724, EC9728, EC9730, EC9775, EC9776, EC9773, EC9774,EC9701, EC9751, EL4901 by EMI required	EMI	X03



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size A3

Document Number

Rev

Friday, March 30, 2012

Sheet 104 of 105

BMW Z4 DIS
A00

