


Project code: 91.4Z901.001
PCB P/N : 48.4Z901.011
REVISION : -1M

Four Peaks (15") Block Diagram



SYSTEM DC/DC	
TPS51125	50
INPUTS	OUTPUTS
DCBATOUT	5V_S5(7A) 3D3V_S5(7A) 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC	
TPS51124	51
INPUTS	OUTPUTS
DCBATOUT	1D85V_M(16A) 1D85V_S3(12A)
RT9026	52
1.5V_S3	DDR_VREF_S3 (1.2A)
G9131	52
3D3V_S0	2D5V_S0 (300mA)
TPS51117	54
DCBATOUT	1D8V_S0 (9.4A)
CHARGER	
BQ24750	55
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
CPU DC/DC	
ISL6266A	49
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0-1.3V 38A
GFX DC/DC	
ISL6263	53
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 0-1.3V 6.5A

PCB STACKUP

TOP
VCC
S
S
GND
BOTTOM

WXIU.com

更多图纸请访问: bbs.wxiiu.com

Four Peaks

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.	
File	
BLOCK DIAGRAM	
Size A2	Document Number
Date: Friday, November 21, 2008	Rev -1M
Sheet 1	of 57

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPI020	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPI049	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55, 53, 51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port Or PCIe is operational (Default). 1 = Digital display Port and PCIe are operating simulatanously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCI Routing

page 17

	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0


PCIe Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table


USB	
Pair	Device
0	NC
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1

SMBus




Four Peaks


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size A3	Document Number	Rev	
Four Peaks		-1M	
Date: Friday, November 21, 2008	Sheet 2	of	57








H_SWING Resistors and
Capacitors close MCH
500 mil (MAX)



Place them near to the chip (< 0.5")



HOST

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Cantiga (1 of 6)


Four Peaks

Sheet 6 of 57


Strap Pin Table

CFG2[2:0] FSB Freq select	000 = FSB 1067MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG4[3; 8; 11; 14; 15; 17; 18]	Reserved
CFG5 (DMI select)	Low = DMI x 2 High = DMI x 4
CFG6 (ITPM Host Interface)	High = The ITPM Host Interface is disabled Low = The ITPM Host Interface is enabled
CFG7 (Intel Management Engine Crypto Strap)	Low = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel Management Engine Crypto TLS Cipher suite with confidentiality
CFG9 (PCIe Graphics Lane)	Low = Reverse Lanes, 15->0, 14->1 etc... High = Normal operation: Lane Numbered in Order
CFG10 (PCIe Loopback enable)	Low = Enabled High = Disabled
CFG12 (ALLZ)	Low = ALLZ mode Enabled High = Disabled
CFG13 (XOR)	Low = XOR mode Enabled High = Disabled
CFG16 (FSB Dynamic ODT)	Low = Dynamic ODT Disabled High = Dynamic ODT Enabled
CFG19 (DMI Lane Reversal)	Low = Noraml operation: Lane Numbered in Order High = Reverse Lanes DMI x 4 mode[MCH->ICH]: (0->3, 2->1, 1->2 and 0->3) DMI x 2 mode[MCH->ICH]: (3->0, 2->1)
CFG20 (Digital Display Port (SDVO/DP /HDMI) Concurrent with PCIe)	Low = Only Digital Display Port (SDVO/HDMI) or PCIe is operational High = Digital Display Port (SDVO/DP/HDMI) and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA (SDVO Present)	Low = No SDVO Card Present High = SDVO Card Present
L_DDC_DATA (Local Flat Panel (LFP) Present)	Low = LFP Disabled High = LFP Card Present; PCIe disabled
DDPC_CTRLDATA (Digital Display Present)	Low = DisplayPort Disabled High = DisplayPort Device Present







CANTIGA-GM-GP-U-NF
71.CNTIG.00U



CANTIGA-GM-GP-U-NF
71.CNTIG.00U

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.






NB11 9 OF 18

VSS

CANTIGA-GM-GP-U-NF
71.CNTIG.00U



NB1J 18 OF 18

VSS

VSS NCTF

VSS SCB
NCTF TEST P.IN:
A3, C1, A49, B11, B148

NC

CANTIGA-GM-GP-U-NF
71.CNTIG.00U



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (6 of 6)

Size

Document Number

Rev


-1M

Four Peaks


Date: Friday, November 21, 2008

Sheet 11 of 57


DDR3 SOCKET_1




Layout Note : Near Pin 126





Layout Note : Near Pin 1




DDR3 SOCKET_2







BlueTooth ON/OFF



Wireless ON/OFF
Check Wireless Button left or right




Four Peaks

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		SWITCH / Button	
Size	Document Number	Rev	-1M
Date: Friday, November 21, 2008		Sheet 14 of 57	


-1 20 0

04/23



Inverter Pin	
Pin	Symbol
1	V_{in}
2	V_{in}
3	PWM
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	GND
2	GND
3	5V
4	USB-
5	USB+



Four Peaks

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN

Size

Document Number


Four Peaks

Rev	-1M
-----	-----

Date: Friday, November 21, 2008

Sheet 15

of	57
----	----




3D3V S0	1	TP240	AFTE30-GP
NUM LED#	1	TP41	AFTE30-GP
CAP LED#	1	TP37	AFTE30-GP
MEDIA LED#	1	TP38	AFTE30-GP

Title			
LED&POWERBD CONN			
Size	Document Number	Rev	
	Four Peaks	-1M	
Date:	Friday, November 21, 2008	Sheet	16 of 57

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz



Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift




Function	DOCK_CRT_SEL#
SYSTEM	H
DOCK	L

CRT I/F & CONNECTOR



DDC_CLK & DATA level shift



Four Peaks


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CRT CONN	
Size: Four Peaks	Rev: -1M
Date: Friday, November 21, 2008	Sheet 17 of 57

RTC1 CN Test Point


RTC BAT

3D3V_AUX_S5



RTC_AUX_S5



GLAN_COMP place within 500 mil of ICH9M



HDD
BAY



Integrated VccSus1_05,VccSus1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable

ICH9M-GP-NF
71.ICH9M.00U

RTC
LPC

LAN / GLAN
CPU

IHDA

SATA

1 OF 6

LPC LAD0
LPC LAD1
LPC LAD2
LPC LAD3

LPC_LFRAME#
LDRQ0#
LDRQ1#/GPIO23

A20GATE
A20M#
DPRSTP#
DPSLP#

FERR#
CPUPWRGD
IGNNE#
INIT#
INTR
RCIN#

NMI
SMI#
STPCLK#
THRMTRIP#

PECI
SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP

SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP

SATA_CLKN
SATA_CLKP
SATARBIAS#
SATARBIAS

K5 LPC LAD0
K4 LPC LAD1
L6 LPC LAD2
K2 LPC LAD3

LPC_LFRAME#
LDRQ0#
LDRQ1#/GPIO23

A20GATE
A20M#
DPRSTP#
DPSLP#

FERR#
CPUPWRGD
IGNNE#
INIT#
INTR
RCIN#

NMI
SMI#
STPCLK#
THRMTRIP#

PECI
SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP

SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP

SATA_CLKN
SATA_CLKP
SATARBIAS#
SATARBIAS

Place within 500 mils of ICH9 ball

1D05V_S0
3D3V_S0

H_INIT#
FWH_INIT#

MMBT3904-3-GP
2nd = 84.03904.L06

Four Peaks

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


ICH9-M (1 of 4)


Four Peaks



Rev -1M

Date: Friday, November 21, 2008

Sheet 19 of 57








ODD Connector

ODD Conn. Test Point

SATA TXP1	TP125 TPAD30
SATA TXN1	TP124 TPAD30
SATA RXP1	TP127 TPAD30
SATA RXN1	TP126 TPAD30
BAY_ID0	TP194 TPAD30
BAY_ID1	TP195 TPAD30
BAY_INS#	TP193 TPAD30
3D3V_S0	TP277 TPAD30
5V_S0	TP278 TPAD30



	BAY_ID0	BAY_ID1
SATA ODD	0	0
SATA HDD	1	1

Four Peaks

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size	Document Number
------	-----------------


Four Peaks

Rev

-1M

Date: Friday, November 21, 2008 Sheet 23 of 57

SATA Connector



HDD Conn. Test Point

SATA_TXP0	TP132 TPAD30
SATA_TXN0	TP131 TPAD30
SATA_RXN0	TP130 TPAD30
SATA_RXP0	TP128 TPAD30
5V_S0	TP99 TPAD30

Four Peaks


緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title				
HDD CONN				
Size	Document Number			Rev
Four Peaks			-1M	
Date:	Friday, November 21, 2008	Sheet	24	of 57


BLUETOOTH MODULE




EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request

Need check conn.

BT Conn. Test Point



-1M(5/27)



Four Peaks

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number

Rev


Four Peaks

-1M

Date: Friday, November 21, 2008


Sheet 26 of 57

MDC 1.5 CONN



Four Peaks

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number		Rev
	Four Peaks		-1M
Date:	Friday, November 21, 2008	Sheet 27 of	57



USB Conn. Test Point

5V_USB1_S0	1	TP118 AFTE30-GP
USB_3-	1	TP109 AFTE30-GP
USB_3+	1	TP115 AFTE30-GP
USB_2-	1	TP121 AFTE30-GP
USB_2+	1	TP122 AFTE30-GP


-1M(5/27)

Four Peaks

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB			
Size	Document Number		Rev -1M
Date: Friday, November 21, 2008		Sheet 28 of 57	Four Peaks

Signal	Pin	Header	Function
3D3V_FP_S0	1	TP01	AFTE30-GP
USBPP6	1	TP00	AFTE30-GP
USBP6	1	TP91	AFTE30-GP
FP_DETECT#	1	TP93	AFTE30-GP
FP_ID	1	TP84	AFTE30-GP
TP_LEFT	1	TP83	AFTE30-GP
TP_RIGHT	1	TP87	AFTE30-GP

For EMI



緯創資通


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Finger Printer



Four Peaks





Rev
-1M

Sheet	29	of	57
-------	----	----	----



USB_CN1 & CR_CN1 Conn. Test Point





Layout Note
Keep this R94 on top side
and route differentially

Four Peaks

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Intel 82567

Size

Document Number

A3

Four Peaks

Rev


-1M

Date: Friday, November 21, 2008

Sheet 32 of 57


- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.



LAN Connector




20081121 SA
change to 68.IH080.30A

LAN Connector






Place them Near to Chip



Place them Near to Connector



Four Peaks

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
NEW CARD		Size	
Document Number		Rev	
Date: Friday, November 21, 2008		Sheet 34 of 57	
Four Peaks		-1M	

PCMCIA Socket

Cardbus I/F

CBB_D[15..0] << CBB_D[15..0] 30



CBB_A[25..0] << CBB_A[25..0] 30

CBB_IORD# 30
CBB_IOWR# 30
CBB_OE# 30
CBB_WE# 30
CBB_REG# 30
CBB_RDY 30
CBB_WP 30
CBB_RESET# 30
CBB_WAIT# 30
CBB_INPACK# 30

CBB_CE1# 30
CBB_CE2# 30

CBB_CD1# 31
CBB_CD2# 31
CBB_VS1# 31
CBB_VS2# 31
CBB_BVD1# 31

PCMCIA-T/R, Frame



Place close to pin 19.
C300
DUMMY-C2


Clock AC termination
33MHz clock for 32-bit
Cardbus card I/F

Four Peaks


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCMCIA		
Size	Document Number		Rev		
A3	Four Peaks		-1M		
Date:	Friday, November 21, 2008		Sheet	35	of 57

Mini Card Connector(WLAN)




Place near MINIC1





Mini Card Connector(Robson2 and 3G)

Support debug-card



Place near MINIC2




Four Peaks



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title: MINI CARD	
Size: A3	Document Number: Four Peaks
Date: Friday, November 21, 2008	Rev: -1M



AUDIO OP AMPLIFIER



Layout Note :
C218, C219, C220 near U110




Four Peaks


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		AUDIO AMP	
Size	Document Number	Rev -1M	
Date: Friday, November 21, 2008		Sheet 39 of 57	


LINE IN




Internal Microphone




MIC IN




LINE OUT



Internal Speaker



SPKR1 Conn. Test Point



Four Peaks

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Title

AUDIO JACK







Size	Document Number
------	-----------------

Four Peaks


Date: Friday, November 21, 2008

Sheet	40
-------	----




Rev	-1M
-----	-----




TOP VIEW



(BOTTOM VIEW)



Power CN Test Point



-1M(5/27)

Four Peaks

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAUNCH

Size

Document Number


Rev

Four Peaks

-1M

Date: Friday, November 21, 2008

Sheet 43 of 57



[illegible]

Four Peaks

Title

Size
A3

Four Peaks

Size
A3

Date: Friday, November 21, 2008


Sheet 45

Rev	
-1M	





57


Sheet 46 of 57


3D3V_AUX_S5





Run Power











$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$



$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$

$$I/P \text{ cap: } 10u \text{ } 25V \text{ } K1206 \text{ } X5R/ \text{ } 78.10622.52L$$

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2


$V_{out} = 0.758V * (R1 + R2) / R2 \text{ --> PWM mode}$
 $V_{out} = 0.764V * (R1 + R2) / R2 \text{ --> Skip Mode}$

2D5V_S0 Iomax=0.3A





Four Peaks

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
0D75V & 2D5V			
Size A3	Document Number		Rev -1M
Four Peaks			
Date:	Friday, November 21, 2008	Sheet 52 of	57



Four Peaks



Four Peaks

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA CORE S0 (UMA)			
Size A4	Document Number		Rev -1M
Date: Friday, November 21, 2008		Sheet 54 of 57	

