

Wistron Confidential

PV


2009/10/19

REV : PV-01

<http://hobi-elektronika.net>

<Variant Name>	
 Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title	
S-Class Intel	
Size A3	Document Number
	S-Class Intel
Date: Wednesday, October 28, 2009	Sheet 1 of 62
	Rev SD

Intel Calpella Arrandale Block Diagram



<http://hobi-elektronika.net>

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		Block Diagram		Rev	
Size	A3	Document Number	S-Class Intel		SD
Date:	Wednesday, October 28, 2009		Sheet	2	of 62

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#/ GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing page 15

LANE2	EXP
LANE4	WLAN
LANE6	LAN

USB Table page 18

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

090901-1

SMBUS Control Table

	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	M93
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SML1CLK SML1DATA	Calpella	X	X	X	X	X	V	V
PCH_SMB_DATA PCH_SMB_CLK	Calpella	X	V	V	V	V	X	X

<http://hobi-elektronika.net>

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Notes List			
Size A3	Document Number	S-Class Intel	Rev SD
Date:	Wednesday, October 28, 2009	Sheet 3 of 62	



— <<<	PEG_RXN[15..0]	24
— <<<	PEG_RXP[15..0]	24
— >>>	PEG_TXN[15..0]	24
— >>>	PEG_TXP[15..0]	24

<Core Design>


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
CPU (17)-PEG / DMI / FDI			
Size	Document Number		Rev
A3		S-Class Intel	SI
Date:	Wednesday, October 28, 2009	Sheet	4 of 62


CPU(2/7)

5


Processor Compensation Signals




CLOCKS




DDR3 THERMAL




PMR MANAGEMENT





DDR3 Compensation Signals



closed to XDP



Place those AFTP at bottom side.



<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			CPU (2/7)-HOST		
Size			S-Class Intel		
Date			Wednesday, October 28, 2009		
Sheet			5 of 62		
Rev			SD		

<http://hobi-elektronika.net>

CPU(3/7)

6


<http://hobi-elektronika.net>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **CPU (3/7)-MEM INTERFACE**


Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet 6 of 62



CPU(5/7)

8



<http://hobi-elektronika.net>



<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		CPU (5/7)-Graphic POWER	
Size	A3	Document Number	S-Class Intel
Date	Wednesday, October 28, 2009	Sheet	8 of 62

Rev SD

CPU(6/7)



All NCTF pins should be Test Points and should be routed as trace.

VSS_NCTF#AR34
VSS_NCTF#B34
VSS_NCTF#B2

AR34 VSS_NCTF_1
B34 VSS_NCTF_2
B2 VSS_NCTF_3


TP8
TP14
TP12

TPAD14-GP
TPAD14-GP
TPAD14-GP

VSS_NCTF#B1
VSS_NCTF#A35
VSS_NCTF#AT1
VSS_NCTF#AT35
RSVD_NCTF#AT33
RSVD_NCTF#AT34
RSVD_NCTF#AP35
RSVD_NCTF#AR35
RSVD_NCTF#AT3
RSVD_NCTF#AR1
RSVD_NCTF#AP1
RSVD_NCTF#AT2
RSVD_NCTF#C1
RSVD_NCTF#A3
RSVD_NCTF#C35
RSVD_NCTF#B35
RSVD_NCTF#A34
RSVD_NCTF#A33

B1 TP MCP VSS_NCTF7
A35 TP MCP VSS_NCTF1
AT1 TP MCP VSS_NCTF2
AT35 TP MCP VSS_NCTF6

090901-1



<http://hobi-elektronika.net>



<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		CPU (6/7)-VSS	
Size	Document Number	S-Class Intel	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	9 of 62


CPU(7/7)

SO-DIMM VREFDQ (M3) Circuit
for Clarksfield Processor


4 WIRE PWM Fan Control circuit




T8 H/W Shutdown Control circuit



Thermal IC Control circuit



<http://hobi-elektronika.net>




<http://mobi-elektronika.net>

Layout Note:
Place these Caps near
SO-DIMMA.



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs



EXP




WLAN





LAN



EXP



WLAN



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).

CLKOUTFLEX3/GPIO67:
Configurable as an programmable output
clock 48MHz output to SIO.

<http://hobi-elektronika.net>

PCI-E*





Controller

Link

PEG

From CLK BUFFER

Clock Flex



<Core Design>






		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
PCH (2/9)-PCIE/SMBUS			
Size	Document Number		Rev
A3	S-Class Intel		5






PCH(5/9)







18



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
0	1	Reserved
1	0	PCI
1	1	SPI



45 CLK_PCI_DB
15 CLK_PCI_FB
46 CLK_PCI_KBC



A16 swap override Strap/top-Block
Swap Override jumper




PCI_GNT#3

<http://hobi-elektronika.net>

NVRAM

PCI

USB



IBEXPEAK-M-GP-NF

090901-1

DMI Termination Voltage	
NV_CLE	Set to Vss when Low. Set to Vcc when High.

Danbury Technology:
Disabled when Low.
Enable when High.

USB

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

External USB2

USB1

ESATA USB4

Card Reader

NEW CARD

WLAN

BLUETOOTH

WWAN

Fingerprint

External USB3

CAMERA

USB20_N12


USB20_P12



<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
PCH (5/9)-PCI/USB			
Size	Document Number	Rev	
A3	S-Class Intel	SD	
Date:	Wednesday, October 28, 2009	Sheet	18 of 62

Low = A16 swap
override/Top-Block
Swap Override enabled
High = Default



<http://hobi-elektronika.net>

<Core Design>

wistron

 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title	PCH (6/9)-GPIO		
Size	Document Number	S-Class Intel	
A3			SD
Date:	Wednesday, October 28, 2009	Sheet	19 of 62



<http://hobi-elektronika.net>

<Core Design>

wistron



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	PCH (7/9)-PWR 1		
Size	A3	Document Number	S-Class Intel
Date	Wednesday, October 28, 2009	Sheet	20 of 62
Rev	SD		



PCH(9/9)

22



<http://hobi-elektronika.net>

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei






Title: **PCH (9/9)-VSS**

Size: A3	Document Number	Rev
	S-Class Intel	SD


Date: Wednesday, October 28, 2009 Sheet 22 of 62

CLOCK GENERATOR


23




FSB Frequency Select



Clock Gen. Eable




Clock Gen. Crystal



<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>Clock Generator ICS9LRS3197</i>			
Size A3	Document Number S-Class Intel		Rev SD
Date:	Wednesday, October 28, 2009	Sheet 23	of 62







<http://hobi-elektronika.net>



CONFIGURATION STRAPS				0 = DON'T INSTALL RES
ALLOW FOR PAL/SEC PAGES FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				1 = INSTALL 10K RES
				X = DESIGN DEPENDANT
				NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M93-S3	
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING	X	
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS ENABLED	X	
BIF_GEN2_EN_A	GPIO2	POE GEN2 ENABLED	X	
RSVD	GPIO8		0	
BIF_VGA_DIS	GPIO28	VGA ENABLED	0	
BIOS_ROM_EN	GPIO22, ROMCSB	ENABLE EXTERNAL BIOS ROM	X	
ROM ID CFG(2-0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX	
VIP_DEVICE_STRAP_ENA	V25VNC	IGNORE VIP DEVICE STRAPS	X	
RSVD	GENERICC		0	
AUD[1] AUD[0]	HSYNC	AUD[1] AUD[0]	0	
VSND	VSND	No audio function	XX	
		1.0 Audio for DisplayPort only		
		1.1 Audio for both DisplayPort and HDMI		


Aperture Config.	M93S3	Strapping	64MB	128MB	256MB
FIN	GPIO	Resistor	VRAM	VRAM	VRAM
CONFIG0	GPIO_11	R243	0	0	1
CONFIG1	GPIO_12	R246	1	0	0
CONFIG2	GPIO_13	R250	0	0	0

VRID	3210	Vendor	Type	Vendor PIN
0000	Hynix Orion-die	64*16-800MHZ	H5TQ1G63BFR-12C	
0001	Samsung E-die	64*16-800MHZ	K4W1G1646E-HC12	




<http://hobi-elektronika.net>

M93 GPU(3/5)


<http://hobi-elektronika.net>

M93 GPU(4/5)



NOTE:1: DPx_VDD18 and DPx_PVDD Rails
can be join together and remove Decoupling
Capacitors and BEAD for DPx_PVDD if
signal integrity for DP lanes are OK.

NOTE:2: DPA_VDD10 / DPB_VDD10 and DPE_VDD10 / DPF_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK.
We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove DecouplingCapacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need at least 500mA Bead to supportjoin rails.

<http://hobi-elektronika.net>


<Core Design>





Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
VGA-POWER/GND(4/5)			
Size	Document Number		Rev
A3		S-Class Intel	SI
Date:	Wednesday, October 28, 2009	Sheet	27 of 62

GPU(5/5)



<http://hobi-elektronika.net>






CRT I/F & CONNECTOR


31



DDC&HSYNC&VSYNC



ESD



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CRT Connector

Size A3

Document Number

S-Class Intel

Rev

SD


Date: Wednesday, October 28, 2009

Sheet 31 of 62




<http://hobi-elektronika.net>

LVDS CONNECTOR

LCD / INVERTER INTERFACE / CAMERA




SIZE_DET0 (Pin17)	
17.3"	0
15.6"	1





32

Camera Power&Interface




LCD Power&Discharge



<Core Design>


wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichin, Taipei	
Title	LCD/Inverter Connector/CAMLED		
Size	Document Number	S-Class Intel	Rev
Custom			SD
Date:	Wednesday, October 28, 2009	Sheet	32 of 62

<http://hobi-elektronika.net>




PCH Level Shift


PC1	PC0	(dB)
0	0	8
0	1	4
1	0	12
1	1	0



DIS HPD




UMA HPD




<http://hobi-elektronika.net>

HDMI CONNECTOR

33



HDMI DDC



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

HDMI CONN.

Size	Document Number
------	-----------------

A2

Document Number

S-Class Intel

Date _____

Wednesday, Oct 12, 2011 11:58 AM

ber 28.

2009

Sheet

33


of

62


[illegible]

SATA LED FOR HDD

090630-1



Fingerprint


<http://hobi-elektronika.net>


<Core Design>

wistron


 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title		SATA&CAP LED&GOLDEN FINGER	
Size	A3	Document Number	S-Class Intel
Date:	Wednesday, October 28, 2009	Sheet	34 of 62
Rev	SD		


SATA HD Connector



ODD Connector



EXPRESS CARD Connector



<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **HDD / CDROM/ NEW CARD**

Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 35 of 62





<http://hobi-elektronika.net>

<Core Design>

wistron

 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title		LAN REALTEK RTL8151DH	
Size	A3	Document Number	S-Class Intel
Date:	Wednesday, October 28, 2009	Sheet	36 of 62
		Rev	SD



IF NOT OVER CLOCKING, LED_ACT# WILL ACT HIGH

Check LAN chip for LED_ACT# function on RJ45 connector pin define.

<http://hobi-elektronika.net>

<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title		Magnetic & RJ45	
Size	Document Number	S-Class Intel	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	37 of 62

Card Reader USB Interface RTS5138-GR-GP



38



EMI Reserve Cap





4 IN1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)



<http://hobi-elektronika.net>

<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title		CardReader RTS5138	
Size	A3	Document Number	S-Class Intel
Date:	Wednesday, October 28, 2009	Sheet	38 of 62
		Rev	SD



<Core Design>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
Mini-Card/Accelerometer			
Size	Document Number		Rev
A3		S-Class Intel	sn
Date:	Wednesday, October 28, 2009	Sheet	39 of 62



AUDIO CODEC(92HD80)

41




Port Arrangement


Port A---> Ext Mic
 Port B---> HP
 Port C---> Int Mic
 Port D---> SPKR
 Port E---> FREE
 Port F---> FREE




SENSE Detect



Digital GND & AUD_AGND



PC BEEP



wistron

Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title: **AUDIO 92HD80 / OP AMP**



Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 41 of 62


<http://hobi-elektronika.net>

Internal Digital MIC

42




Ppre-AMP. for External MIC



<http://hobi-elektronika.net>


<Core Design>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title		AUDIO Pre-AMP / CONN	
Size	Document Number	S-Class Intel	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	42 of 62

Jack Detect




MIC IN


43)




RF Reserver Cap




HeadPhone OUT




Speaker Connector




Audio Board Connector



Left Side USB + ESATA Port




Right Side USB x 2




BT CONN.

BT Connector



<http://hobi-elektronika.net>




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

USB / BT Connector			Rev
Size	Document Number	S-Class Intel	SD
A3			
Date:	Wednesday, October 28, 2009	Sheet 44 of 62	



<http://hobi-elektronika.net>



Wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **KBC 1098**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**





Date: Wednesday, October 28, 2009 Sheet: 46 of 62



MDC 1.5 Conn.







Touch_Pad CONN.





<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title MDC/KBD/ON OFF/T.P.			
Size A3	Document Number	S-Class Intel	Rev SD
Date: Wednesday, October 28, 2009	Sheet 47	of 62	



+3VALW to +3VS Transfer



+5VALW to +5VS Transfer



Discharge circuit-1




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
DC/DC Circuit			
Size	Document Number	Rev	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	48 of 62

<http://hobi-elektronika.net>



<http://hobi-elektronika.net>

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

POK CKT

Size
A3

Document Number

S-Class Intel

Rev

SD

Date:

Wednesday, October 28, 2009


Sheet

49

of

62






<http://hobi-elektronika.net>

	GND	VREF	VREG3	VREG5
SKIPSEL	PWM mode	SKIP mode	Ultrasonic Mode (Freq > 20KHz)	Ultrasonic Mode (Freq > 20KHz)
TONSEL	Ch1: 200KHz Ch2: 250KHz	Ch1: 300KHz Ch2: 375KHz	Ch1: 400KHz Ch2: 500KHz	Ch1: 400KHz Ch2: 500KHz

	R78205A	R78223
Q40 Q41	Install	Non-Install
R694	Non-Install	Non-Install
R669	Non-Install	Non-Install
R710	Install	Install
R716	Non-Install	Non-Install
R693	Install	Install
R709	Install	Install
R687	Non-Install	Non-Install


<http://hobi-elektronika.net>



<http://hobi-elektronika.net>

<Core Design>


wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsinchi, Taipei	
Title			
ADP3212MNR2G CPU CORE			
Size A2	Document Number S-Class Intel		Rev SD
Date	Wednesday, October 28, 2009	Sheet	54 of 62






<http://hobi-elektronika.net>

RT8207 for 1D5V and 0D75V

56





<http://hobi-elektronika.net>


<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
APL5930 +1.8VS_VGA /+1.8VS_NB /+1D1V_REG			
Size	Document Number		Rev
A3	S-Class Intel		SD
Date:	Wednesday, October 28, 2009	Sheet	57 of 62

RT8209B for +1D05VS




RT8209B for +1D05VS_VTT





<http://hobi-elektronika.net>

<Core Design>















HOLE



090903-1



090903-1

090901-1

Note:

HOLE 1, 10, 13, 14 : ZZ.00PAD.N11

HOLE 6, 11, 12 : ZZ.00PAD.D01










HOLE 19, 20 : 34.4DP14.001

HOLE 17, 25 : ZZ.00PAD.D11

HOLE 2 : 34.4GK01.001

HOLE 3, 4, 5 : 34.4GK01.001

HOLE 21, 22 : 34.4GK02.001



<http://hoi-elektronika.net>

61

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		HOLE		Rev	
Size	Document Number	S-Class Intel			
A3					
Date:	Wednesday, October 28, 2009	Sheet	61	of	62

<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Change Notes List

Size
A3

Document Number

Rev
SD

Date: Wednesday, October 28, 2009

Sheet 62 of 62