

REVISION HISTORY

PCI RESOURCE TABLE

SA-2:

- 1.GPIO 16,pull-high take it away, (DUMMY R537)
- 2.CODEC,S/PDIF,10K PULL DOWN (ADD R539)
- 3.PANEL ID FROM SIO
- 4.LCDPOWER_S0 FUSE/1A (RAYCHEM)
- 5.USB .fuse-->RAYCHEM
- 6.RTL8100.PIN80-->1K-->3D3V
- 7.FDD POWER RAIL-->1A FUSE
- 8.CODECP/N UPDATE:71.09766.A0G
- 9.DB1,DB3,DB4 CHANGE SOURCE

NOTE:
1.F2 : NOT RAYCHEM


SB:

- 1. REPLACE F5 with type of F1 (ok)
- 2. U35,pin4 MUST PH 47K(R280)? (No)
- 3. PUT R537 BACK? (no)
- 4. audio:short BC617,BC584?(no)
- 5. audio:remove BC583,R139,R138,BC135(no)
- 5. audio:remove BC618,R180,R181,BC164(no)
- 7. audio:modify BC584 and BC617 to 33nF(no)
- 8. CPU ripple issue:capacitor-->77.22271.071(ok)
- 9. BC8,BC21-->DUMMY
- 10. EMI:L5,L8,L11,L14,L15,L33,L40,L41,L42,L43(68.00082.321)-->0805 00hm
EMI:L1(68.00089.081)-->delete
EMI:L30(63.R0003.161)-->0805 00hm
EMI:L31(68.4R72B.1F1)-->0805 00hm
- 11.USB,l fuse for l port
- 12. 2*4P 14.318MHz
- 13 DB10
- 14 MIC C42
- 15 BL3
- 16 WOL
- 17 text on Page21
- 18 TC11 shift lmm
- 19 CLK33_PCM

SC

- 1.Board revision ID
- 2.USB controller change;replace USB port3 with port5
- 3.KBC-P60-->EN_MINI_PCI
- 4.VGA floating input-->PD "SSIN","SSOUT",HPD"
- 5.

DEVICE	IDSEL	PCI IRQ	REQ#/GNT#
INTERNAL_LAN	AD13	INTC#/INTG#	
EXTERNAL_LAN	AD18	INTD#	REQ4#/GNT4#
Mini-PCI	AD21	INTC#	REQ3#/GNT3#
IEEE 1394	AD13		
USB 2.0 USB 1.1	AD14		
	AD14	INTD#/INTE# INTD#/INTH#	
CARDBUS	AD20	INTA#	REQ1#/GNT1#
LPC	AD13		
AC97	AD13	INTC#/INTF#	
IDE	AD13	INTH#	



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

REVISION HISTORY






Size
A3

Document Number
TOUCAN2

Rev
1

Date: Wednesday, December 18, 2002

Sheet 2 of 47




The schematic shows the H_BSELO pin connected to a 3D3V_S0 supply. The signal lines are CLK14_SIS650_FS0, CLK14_SIS962_FS1, CLK14_SIO_FS2, CLK33_SIS962_FS3, CLK33_KBC_FS4, and MULTISEL. Resistors R405, R407, R410, R409, and R86 are connected to the signal lines. A 10K pull-up resistor R404 is connected to the 3D3V_S0 supply. A 2K7 resistor R406 is connected to the H_BSELO pin. A DUMMY-R3 resistor is connected to ground.

Default Setting


CLOCK GROUP	JITTER	SKEW	NOTE
HOST: CPUCLK0/# ,CPUCLK1/#	<0.25ns	<0.4ns	1,2
HOST Bus To Memory Bus: CPUCLK1/# ,SDCLK	<0.25ns	<0.4ns	
MuTIOL: ZCLK0, ZCLK1	<0.25ns	<0.325ns	
AGP: ACLK0,ACLK1	<0.25ns	<0.325ns	
PCI Bus: PCICLK_F[0:1],PCICLK[0:5]	<0.5ns	<0.65ns	

1. These skews are all calculated at the receiver's clock pin, including clock driver pin to pin skew and PCB clock routing skew.
2. All skews are reference to the crossing point for differential clock signals and 1.5V rising edge for 3.3V clock signals.




H2U
P/N: 71.93732.00I

The PLL trace need match the specific
 $L4 = L2 + L3 - L1 + 3.2''$
L2 : SiS645 to Buffer length.($< 6''$)
L3 : Buffer to DIMM socket length.($< 4''$)
L1 : 2'' ~ 4''(SiS645 to DDR-Socket)
L4 = need less 12.6''




U2_DDR0#	R170	1	2	0R2-0	CLK_DDR0#	CLK_DDR0#	11
U2_DDR0	R171	1	2	0R2-0	CLK_DDR0	CLK_DDR0	11
U2_DDR1	R173	1	2	0R2-0	CLK_DDR1	CLK_DDR1	11
U2_DDR1#	R172	1	2	0R2-0	CLK_DDR1#	CLK_DDR1#	11
U2_DDR2	R132	1	2	0R2-0	CLK_DDR2	CLK_DDR2	11
U2_DDR2#	R133	1	2	0R2-0	CLK_DDR2#	CLK_DDR2#	11
U2_DDR5#	R213	1	2	0R2-0	CLK_DDR5#	CLK_DDR5#	11
U2_DDR5	R212	1	2	0R2-0	CLK_DDR5	CLK_DDR5	11
U2_DDR4#	R217	1	2	0R2-0	CLK_DDR4#	CLK_DDR4#	11
U2_DDR4	R218	1	2	0R2-0	CLK_DDR4	CLK_DDR4	11
U2_DDR3	R216	1	2	0R2-0	CLK_DDR3	CLK_DDR3	11
U2_DDR3#	R215	1	2	0R2-0	CLK_DDR3#	CLK_DDR3#	11




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
DDRCLK_BUFFER		
Size A4	Document Number TOUCAN2	Rev 1
Date: Wednesday, December 18, 2002	Sheet 4 of 47	


CPU Socket: P/N 62.10053.051



CPU Speed Setting Strap Pin









< 3" from CPU






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			NORTHWOOD (1/2)	
Size	A3	Document Number	TOUCAN2	
Date:	Wednesday, December 18, 2002	Sheet	5	of 47



















SiS645DX








NORMAL TYPE



REVERSE TYPE







DDR SOCKET PLACEMENT
TOP VIEW PERSPECTIVE DRAWING



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR SO-DIMM SKT		
Size A3	Document Number TOUCAN2	Rev 1
Date: Wednesday, December 18, 2002	Sheet 11	of 47





SERIES DAMPING

PLACE RNs CLOSE TO FIRST DM (DM2), < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS, CB PINS





PARALLEL TERMINATION

PULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM (DM1)
NO EQUAL LENGTH LIMITATION



PLACE BETWEEN DM1, DM2
CLOSE TO FIRST DM (DM2) < 0.2", TO SECOND DM (DM1) < 1.1"
EQUAL LENGTH LIMITATION WITH SCK/SCK#




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DDR DAMPING & TERMINATION		
Size	A3	Document Number	TOUCAN2		
Date:	Wednesday, December 18, 2002	Sheet	12	of	47


1D25V_S0






PLACE ONE CAP CLOSE TO EVERY 2 PULL-UP TERMINATION RESISTORS,
CRB-P13
DATA(64)+ADD(13)+DQS(9)+CB(8)+CMD(13)=107
0.1UF 0603 Y5V 27X



PLACE CAPS BETWEEN AND NEAR DDR SKTS
PLACE EACH 0.1UF CAP CLOSE TO POWER PIN


2D5V_S3






17 VGA_V_MD[0..63]
17 VGA_M_MA[0..13]
17 VGA_V_DQM#[0..7]

U11B




216T9NAAGA11FH-U

U11C



216T9NAAGA11FH-U

All these dampings must near M9-P.




MEMVMODE[1:0]	MEMORY IO VOLTAGE
0 1 (Now Use)	2.5V DDR
1 0	1.8V DDR
1 1	3.3V DDR


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	VGA (2/3) ATI M9-P MEM		
Size	Document Number	TOUCAN2	
Date:	Wednesday, December 18, 2002	Sheet	15 of 47


All dampings in this page must near the VRAM.




CRT




CRT CONN



LCD POWER




LCD CONN






TOP VIEW



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD			
Size A4	Document Number TOUCAN2		Rev 1
Date:	Wednesday, December 18, 2002	Sheet 19 of	47







D0	A12	1394_D0
D1	B12	1394_D1
D2	C12	1394_D2
D3	D12	1394_D3
D4	E12	1394_D4
D5	A13	1394_D5
D6	B13	1394_D6
D7	C13	1394_D7

CTL0	D11	1394_CTL0
CTL1	C11	1394_CTL1

LINKON	C19	1394_LINKON
LREQ	A19	1394_LREQ
LPC	A20	1394_LPS
SCLK	E11	1394_SCLK

1394

OSC12MHI
OSC12MHO

EESK
EEDI
EEDO
EECS

IPB_OUT1
IPB_OUT0





NC
NC
NC

NC
NC
NC

NC
NC
NC












SIS962-U

1394_D[7..0]	28
1394_CTL[1..0]	28
1394_LINKON	28
1394_LREQ	28
1394_LPS	28
1394_SCLK	28



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SIS962_USB_1394		
Size			Document Number		
A3			TOUCAN2		
Date:			Wednesday, December 18, 2002		
Sheet			22 of 47		
Rev			1		




VCC_Core_S0: 30mA (1.5V)

1D8V_S0: 420mA

3D3V_S0: 140mA

1D8V_S5: 70mA


3D3V_S5: 380mA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		SIS962_POWER_PLANE(4/4)	
Size	Document Number	Rev	
A3		1	
Date: Wednesday, December 18, 2002		Sheet	23 of 47
		TOUCAN2	

20 PIDE_D[15..0]



TOUCAN2:COULD REMOVE DAMP RESISTER



HDD



PWR TRACE 100mil




20 SIDE_D[15..0]

CDROM








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title			HDD / CDROM
Size	Document Number	TOUCAN2	
A3			Rev 1
Date:	Wednesday, December 18, 2002	Sheet	24 of 47







THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B



controller2














MDC



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
MDC / USB		
Size	Document Number	Rev
A3	TOUCAN2	1
Date: Wednesday, December 18, 2002		
Sheet 26 of 47		







FW802B
71.00802.B0G








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title IEE1394-PHY_FW802A		
Size A3	Document Number TOUCAN2	Rev 1
Date: Wednesday, December 18, 2002 Sheet 28 of 47		







UPPER = SLOT 0 / SIGNAL A
LOWER=SLOT 1/ SIGNAL B









MINI-PCI

P_AD[31..0] 20,27,29
P_C/BE#[3..0] 20,27,29







MIC PREAMP

For depop

LINE IN


LINE OUT

If $R \rightarrow L$
 避免 noise
 $1000p \rightarrow$
 $100p$



For no S/PDIF,
P/N: 22.10257.001
FOXCONN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AUDIO (2/2)			
Size	Document Number	Rev	
A3	TOUCAN2	1	
Date:	Wednesday, December 18, 2002	Sheet	33 of 47





Internal KeyBoard CONN



Internal has Serial 2LEDs

TOUCH PAD




Follow H2U Design

SB

Keyboard matrix (from vendor)

		US	Eur	Jap	Other
Low Bit	MATRIXID1#	1	0	1	0
High Bit	MATRIXID2#	1	1	0	0

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
TOUCHPAD / KB CONN	
Size	Document Number
A3	TOUCAN2
Date: Wednesday, December 18, 2002	Sheet 35 of 47



3D3V_S0

BC301
SCD1U

U32C

14

9

14 BL_ON

10

21 BACKLT_OFF#

8

FPBACK_1

TSLCX08

7

3D3V_S0

UB2

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428


429

430

431

432


4




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			
INVERTER			
Size A3	Document Number	Rev 1	
TOUCAN2			
Date:	Tuesday, December 31, 2002	Sheet 38 of	47

Voltage Identification Codes					
VID4	VID3	VID2	VID1	VID0	VDAC
1	1	1	1	1	OFF
1	1	1	1	0	1.100
1	1	1	0	1	1.125
1	1	1	0	0	1.150
1	1	0	1	1	1.175
1	1	0	1	0	1.200
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.300
1	0	1	0	1	1.325
1	0	1	0	0	1.350
1	0	0	1	1	1.375
1	0	0	1	0	1.400
1	0	0	0	1	1.425
1	0	0	0	0	1.450
0	1	1	1	1	1.475
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675
0	0	1	1	0	1.700
0	0	1	0	1	1.725
0	0	1	0	0	1.750
0	0	0	1	1	1.775
0	0	0	1	0	1.800
0	0	0	0	1	1.825
0	0	0	0	0	1.850



For Desktop CPU Solution









VCC_CORE_S0 : 1.5V or 1.525V


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title		
CPU D/D +VCC_CORE(2/3)		
Size	Document Number	Rev
A3		1
TOUCAN2		
Date: Wednesday, December 18, 2002 Sheet 40 of 47		









Layout 40 mil, watch out COULPING














[illegible]

POWER BUTTON



NEAR CPU

5.21 CC_SMI# TP43




MDC Stand Off
P/N:
34.41Q08.001








LCD Stand Off
P/N:
34.41T01.001



DC/DC Stand Off
P/N:
34.41T02.001



SPARE GATES



Spring for ME

34.39S03.001	GND6 / GND7 / GND8 / GND15
34.41T19.001	GND11 / GND12 / GND17
34.42P26.001	GND1 / GND2 / GND5
	GND14 / GND18 / GND 20