


Olan (TM15") Block Diagram

Project code: 91.4Z701.001

PCB P/N : 48.4Z701.001

REVISION : 07249-1



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLOCK DIAGRAM

Size
A3

Document Number


Olan

Date: Friday, April 18, 2008


Sheet 1 of 58

Rev
-1


<Core Design>					
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
N34" to "SRN473-7-GP", Ukldummy "EC61"					
Title					
HISTORY					
Size	Document Number				Rev
A3	Olan				-1
Date:	Friday, April 19, 2008			Sheet	2 of 58





-1_0301



1109




SC_0205




SEL_SATA REF1	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_HTT66 REF0	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock

* default

CPU_CLK(200MHz)



3000mA.800ohm



-1_0301

CLKREQ# Internal pull high


Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.



OSC_14M_NB
RS780M 1.1V 158R/90.9F

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title

CLKGEN_ICS9LPRS480

Size

A3

Document Number

Olan

Date

Friday, April 18, 2008

Sheet



3

of



58

Rev

-1



SKT-CPU638P-GP-U1







SKT-CPU638P-GP-U1


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU_DDR (2/4)	
Size	A3	Document Number	Olan
Date:	Friday, April 18, 2008	Sheet	5 of 58
Rev	-1		


[illegible]







NORMAL TYPE

(A0)



DDR_VREF



DDR2-200P-22-GP-U2
62.10017.A61
2ND = 62.10017.A51
HI 9.2mm


Main Source:

5.10 MEM_MB_ADD0 102
5.10 MEM_MB_ADD1 101
5.10 MEM_MB_ADD2 100
5.10 MEM_MB_ADD3 99
5.10 MEM_MB_ADD4 98
5.10 MEM_MB_ADD5 97
5.10 MEM_MB_ADD6 96
5.10 MEM_MB_ADD7 95
5.10 MEM_MB_ADD8 94
5.10 MEM_MB_ADD9 93
5.10 MEM_MB_ADD10 92
5.10 MEM_MB_ADD11 91
5.10 MEM_MB_ADD12 90
5.10 MEM_MB_ADD13 89
5.10 MEM_MB_ADD14 88
5.10 MEM_MB_ADD15 87
5.10 MEM_MB_BANK2 107
5.10 MEM_MB_BANK0 106
5.10 MEM_MB_BANK1 105

5 MEM_MB_DATA0 7
5 MEM_MB_DATA1 17
5 MEM_MB_DATA2 19
5 MEM_MB_DATA3 18
5 MEM_MB_DATA4 4
5 MEM_MB_DATA5 6
5 MEM_MB_DATA6 14
5 MEM_MB_DATA7 16
5 MEM_MB_DATA8 23
5 MEM_MB_DATA9 25
5 MEM_MB_DATA10 35
5 MEM_MB_DATA11 37
5 MEM_MB_DATA12 20
5 MEM_MB_DATA13 22
5 MEM_MB_DATA14 36
5 MEM_MB_DATA15 38
5 MEM_MB_DATA16 43
5 MEM_MB_DATA17 45
5 MEM_MB_DATA18 55
5 MEM_MB_DATA19 57
5 MEM_MB_DATA20 44
5 MEM_MB_DATA21 46
5 MEM_MB_DATA22 58
5 MEM_MB_DATA23 61
5 MEM_MB_DATA24 63
5 MEM_MB_DATA25 73
5 MEM_MB_DATA26 75
5 MEM_MB_DATA27 62
5 MEM_MB_DATA28 64
5 MEM_MB_DATA29 74
5 MEM_MB_DATA30 76
5 MEM_MB_DATA31 123
5 MEM_MB_DATA32 125
5 MEM_MB_DATA33 135
5 MEM_MB_DATA34 137
5 MEM_MB_DATA35 124
5 MEM_MB_DATA36 126
5 MEM_MB_DATA37 134
5 MEM_MB_DATA38 136
5 MEM_MB_DATA39 141
5 MEM_MB_DATA40 143
5 MEM_MB_DATA41 151
5 MEM_MB_DATA42 153
5 MEM_MB_DATA43 140
5 MEM_MB_DATA44 142
5 MEM_MB_DATA45 152
5 MEM_MB_DATA46 154
5 MEM_MB_DATA47 157
5 MEM_MB_DATA48 159
5 MEM_MB_DATA49 173
5 MEM_MB_DATA50 175
5 MEM_MB_DATA51 158
5 MEM_MB_DATA52 160
5 MEM_MB_DATA53 174
5 MEM_MB_DATA54 176
5 MEM_MB_DATA55 179
5 MEM_MB_DATA56 181
5 MEM_MB_DATA57 189
5 MEM_MB_DATA58 191
5 MEM_MB_DATA59 180
5 MEM_MB_DATA60 182
5 MEM_MB_DATA61 192
5 MEM_MB_DATA62 194
5 MEM_MB_DATA63 194

5 MEM_MB_DQS0_N 11C
5 MEM_MB_DQS1_N 29C
5 MEM_MB_DQS2_N 49C
5 MEM_MB_DQS3_N 68C
5 MEM_MB_DQS4_N 129C
5 MEM_MB_DQS5_N 146C
5 MEM_MB_DQS6_N 167C
5 MEM_MB_DQS7_N 186C
5 MEM_MB_DQS0_P 13
5 MEM_MB_DQS1_P 31
5 MEM_MB_DQS2_P 51
5 MEM_MB_DQS3_P 70
5 MEM_MB_DQS4_P 131
5 MEM_MB_DQS5_P 148
5 MEM_MB_DQS6_P 169
5 MEM_MB_DQS7_P 188



5.10 MEM_MB_ODT0 114
5.10 MEM_MB_ODT1 119



Place C2.2uF and 0.1uF < 500mils from DDR connector

LOW 5.2 mm Main Source:

REVERSE TYPE




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DDR_SO-DIMM SKT_2
Size	Document Number	Rev	
Custom	Olan	-1	
Date:	Friday, April 18, 2008	Sheet	9 of 58


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2





Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size A3	Document Number	Rev -1
Olan		
Date: Friday, April 18, 2008	Sheet 10	of 58



37 PEG_RXN[15.0] >>>
37 PEG_RXP[15.0] >>>



RS780M Display Port Support(muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1

>>> PEG_TXP[15.0] 37
>>> PEG_TXN[15.0] 37

LAN
MINICARD
NEW CARD

LAN
MINICARD
NEW CARD

A-LINK

PCIE I/F GPP

PCIE I/F SB


RS780M-GP-U1


Place < 100mils from pin AC8 and AB8

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ATI-RS780M_HT LINK&PCIE(1/3)	
Size	Document Number	Rev
A3	Olan	-1
Date	Friday, April 18, 2008	Sheet 11 of 58





<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SWITCH

Size
A3

Document Number




Olan

Rev
-1


Date: Friday, April 18, 2008

Sheet 14 of 58

LAUNCH







2ND = 20.K0286.012
SB_0108_change 2nd source







LED





SB_0108_change 2nd source




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR





<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI CONNECTOR

Size
A3


Document Number









Olan

Rev
-1




















Date: Friday, April 18, 2008

Sheet 19 of 58





Close to SB700 -1_0311



USB	
Pair	Device
11	MINIC1
10	WEBCAM
9	NEW1
8	USB2
7	NC
6	FP
5	Bluetooth
4	USB3
3	DOCK USB
2	NC
1	USB4
0	USB1

OCP1#

OCP0#

Strap Pin / define to use LPC or SPI ROM

NEWCARD / GLAN

SRN4K7J-10-GP

35,38,39 SMB_CLK

35,38,39 SMB_DATA

3,8,9 SMB_C0_SB

3,8,9 SMB_D0_SB


35,38,39 SMB_CLK

35,38,39 SMB_DATA

3,8,9 SMB_C0_SB


3,8,9 SMB_D0_SB

35,38,39 SMB_CLK



REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS

TPAD30 TP160	PCI_AD23	20,32
TPAD30 TP163	PCI_AD24	20,32
TPAD30 TP161	PCI_AD25	20,32
TPAD30 TP162	PCI_AD26	20,32
TPAD30 TP164	PCI_AD27	20,32
TPAD30 TP165	PCI_AD28	20,32
TPAD30 TP166	PCI_AD29	20,32
TPAD30 TP153	PCI_AD30	20,32

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ATi-SB700 STRAPPING (5/5)

Size
A3

Document Number




Olan

Rev

-1

Date: Friday, April 18, 2008

Sheet 24 of 58




<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			G792	
Size	Document Number	Olan		Rev
A3				-1
Date:	Friday, April 18, 2008	Sheet	25	of 58

ODD Connector



-1_0305

SATA HDD Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size

Document Number

Olan


Rev


-1

Date: Friday, April 18, 2008



Sheet 27 of 58

BLUETOOTH MODULE






<Core Design>



SB_0102



58 USBCN_OC# <<< USBCN_OC#

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB

Size

Document Number

Rev



Olan


-1

Date: Friday, April 18, 2008


Sheet 30 of 58

Finger printer






ENG Add 2nd source




XD
MS / MS PRO
SD / SD IO / MMC

SB



SB



SB


<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Card Reader Connector		
Size	Document Number	Rev
A3		-1
Date:	Friday, April 18, 2008	Sheet 33 of 58

PCMCIA Socket


Cardbus I/F





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


LAN Connector



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits



LAN Data: Yellow(B2), when LAN is transferring data.

GIGA Lan Transformer



Change 2nd source


Change 2nd source



For EMI Near LAN1 CONN

NV SMBus
A(pin143&145) : VGA(CRT) / DOCK
B(pin218&220) : DVI
C(pin208&210) : HDMI / TPI / LVDS

Put near graphic connector



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Graphic MXM CONN

Size

Document Number	
-----------------	--

Olan

Date: Friday, April 18, 2008



Sheet 37 of 58

Rev


NEWCARD Connector

Reserve the symbol
for bottom side
connector


TOP VIEW




Place them Near to ChipPlace them Near to Connector



Mini Card Connector(WLAN)



Place near MINIC1



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Mini Card

Size
A3

Document Number


Olan

Rev
-1

Date: Friday, April 18, 2008

Sheet 39 of 58


AUDIO OP AMPLIFIER



SB

KBC_MUTE_GPIO8




SC_0213




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			AUDIO AMP
Size	Document Number	Rev	
A3		-1	
Date: Friday, April 18, 2008			Sheet 41 of 58



Internal MIC



Internal Speaker



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO JACK

Size
A3


Document Number


Olan

Rev
-1

Date: Friday, April 18, 2008

Sheet 42 of 58







20,43 LPC_LAD[0..3] <<>> LPC_LAD[0..3]

GOLDEN FINGER FOR DEBUG BOARD

TOP VIEW






(BOTTOM VIEW)









<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			BIOS	
Size	Document Number			Rev
A3		Olan		-1
Date:	Friday, April 18, 2008	Sheet	44	of 58



Function	CRT
SYSTEM	H
DOCK	L



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.

Title: **EASY PORT4**


Size: **A3** Document Number: **Olan** Rev: **-1**

Date: Friday, April 18, 2008 Sheet 45 of 58

LAN switch



SB




<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
EASY PORT4(2/2)			
Size	Document Number		Rev
A3	Olan		-1
Date:	Friday, April 18, 2008	Sheet 46 of	58

Aux Power 3D3V_AUX_S5




Run Power







Adapter




SN0608098




DCDC 1D2V(TPS5117)




CPU_CORE ISL6265HRTZ




1D8V/0D9V(TPS5116)




1D1V(TPS5117)




2.5V LDO EMC4002



1.5V_LDO




CHARGER BQ24745



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title Power Block Diagram		
Size A3	Document Number Olan	Rev -1
Date: Friday, April 18, 2008	Sheet 49 of 58	




20080307_Modify by

Brian
ACOUSTIC NIOSE

-1_0306




-1_0306



20080307_Modify by
Brian
ACOUSTIC NIOSE

Design Current = 6A
Max Current = 7A
OCP min = 10A

Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A




20080307_Modify by
Brian
ACOUSTIC NIOSE

11/2

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm

20080114

-1_0305



SB_0102

20080307_Modify by
Brian
ACOUSTIC NIOSE

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm

11/2

Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm

11/7

11/2

11/7

11/7

11/7

11/7

11/7

11/7

11/7

11/7

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DCDC 5V/3D3V (TPS51125)		
Size	Document Number		Rev		
A3			-1		
Date:	Friday, April 18, 2008		Sheet	51	of 58

Olan

20080307_Modify by

Brian
ACOUSTIC NIOSE


$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out})/V_{in}))$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L

-1_0306

TC19
SE100U25VM-L1-GP
2ND = 79.10112.3JL








	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2)/R2$ --> PWM mode
 $V_{out} = 0.764V * (R1+R2)/R2$ --> Skip Mode

20080307_Modify by

Brian
ACOUSTIC NIOSE





<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPS51124 1D1V 1D2V		
Size	Document Number	Rev	
A3		-1	
Date:	Friday, April 18, 2008	Sheet	52 of 58













<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size	Document Number	Rev
A4	Olan	-1
Date:	Friday, April 18, 2008	Sheet 56 of 58







STAND OFF ON TOP




STAND OFF ON BOTTOM

20080307_Modify by
Brian




MXM SPRING -1 20080307



SB

SPRING ON BOTTOM



Check test point

- 3D3V_S0 TP180 TPA030
- 3D3V_AUX_S5 TP4 TPA030
- 3D3V_S5 TP183 TPA030
- 5V_S5 TP186 TPA030
- 21.43 PM_PWRBTN# TP185 TPA030
- 6.20 CPU_PWRGD TP184 TPA030
- 25.43 SS_ENABLE TP181 TPA030
- 6.20 CPU_LDT_RST# TP182 TPA030

Test Point放在Dimm Door打開可量測處

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI/Spring/Boss	
Size A3	Document Number	Rev -1	
Date: Friday, April 18, 2008		Olan	
Sheet 57	of 58		

INTMIC1

40,42 INT_MIC1_CN <<< 1 TP191 AFTE30-GP
40,42 268_GPIO1 <<< 1 TP278 AFTE30-GP

SPKR1

41,42 SPKR_L- <<< 1 TP192 AFTE30-GP
41,42 SPKR_L+ <<< 1 TP193 AFTE30-GP
41,42 SPKR_R- <<< 1 TP194 AFTE30-GP
41,42 SPKR_R+ <<< 1 TP195 AFTE30-GP

DC1

AD_JK 1 TP196 AFTE30-GP
AD_JK 1 TP197 AFTE30-GP
AD_JK 1 TP250 AFTE30-GP

PWRCN1

3D3V_S0 1 TP199 AFTE30-GP
3D3V_SS 1 TP198 AFTE30-GP
17 NUM_LED# <<< 1 TP203 AFTE30-GP
17 CAP_LED# <<< 1 TP202 AFTE30-GP
17,22 MEDIA_LED# <<< 1 TP200 AFTE30-GP
17 KBC_PWRBTN#_CN <<< 1 TP201 AFTE30-GP
17 FRONT_PWRLED#_R1 <<< 1 TP207 AFTE30-GP
17 STDBY_LED#_R1 <<< 1 TP206 AFTE30-GP

KB1

43 KROW8 <<< 1 TP204 AFTE30-GP
43 KROW6 <<< 1 TP205 AFTE30-GP
43 KROW7 <<< 1 TP219 AFTE30-GP
43 KROW5 <<< 1 TP218 AFTE30-GP
43 KROW4 <<< 1 TP212 AFTE30-GP
43 KROW3 <<< 1 TP213 AFTE30-GP
43 KROW2 <<< 1 TP217 AFTE30-GP
43 KROW1 <<< 1 TP216 AFTE30-GP
43 KCOL18 <<< 1 TP214 AFTE30-GP
43 KCOL17 <<< 1 TP215 AFTE30-GP
43 KCOL16 <<< 1 TP210 AFTE30-GP
43 KCOL15 <<< 1 TP211 AFTE30-GP
43 KCOL14 <<< 1 TP208 AFTE30-GP
43 KCOL13 <<< 1 TP209 AFTE30-GP
43 KCOL12 <<< 1 TP232 AFTE30-GP
43 KCOL11 <<< 1 TP233 AFTE30-GP
43 KCOL10 <<< 1 TP230 AFTE30-GP
43 KCOL9 <<< 1 TP231 AFTE30-GP
43 KCOL8 <<< 1 TP225 AFTE30-GP
43 KCOL7 <<< 1 TP224 AFTE30-GP
43 KCOL6 <<< 1 TP228 AFTE30-GP
43 KCOL5 <<< 1 TP229 AFTE30-GP
43 KCOL4 <<< 1 TP226 AFTE30-GP
43 KCOL3 <<< 1 TP227 AFTE30-GP
43 KCOL2 <<< 1 TP222 AFTE30-GP
43 KCOL1 <<< 1 TP223 AFTE30-GP

SWITCHCN1

3D3V_AUX_S5 1 TP221 AFTE30-GP
15,43 LID_CLOSE# <<< 1 TP220 AFTE30-GP
15,43 EPRESENTATION# <<< 1 TP246 AFTE30-GP
15,43 ELOCK# <<< 1 TP247 AFTE30-GP
15,43 SYNC# <<< 1 TP244 AFTE30-GP
15,43 INTERNET# <<< 1 TP245 AFTE30-GP
15,43 E-BUTTON# <<< 1 TP239 AFTE30-GP
15,43 PROGRAM# <<< 1 TP238 AFTE30-GP
15,43 MAIL# <<< 1 TP243 AFTE30-GP

FP1

3D3V_S0 1 TP242 AFTE30-GP
21,31 USBPP6 <<< 1 TP240 AFTE30-GP
21,31 USBPN6 <<< 1 TP241 AFTE30-GP
31,43 FP_DETECT# <<< 1 TP235 AFTE30-GP
21,31 FP_ID <<< 1 TP237 AFTE30-GP
31,43 TP_LEFT <<< 1 TP236 AFTE30-GP
31,43 TP_RIGHT <<< 1 TP234 AFTE30-GP

TPDA1

5V_S0 1 TP274 AFTE30-GP
43 TP_DATA <<< 1 TP275 AFTE30-GP
43 TP_CLK <<< 1 TP272 AFTE30-GP
31,43 TP_RIGHT <<< 1 TP273 AFTE30-GP
31,43 TP_LEFT <<< 1 TP267 AFTE30-GP

BLUE1

21,28 USBPP5 <<< 1 TP266 AFTE30-GP
21,28 USBPN5 <<< 1 TP271 AFTE30-GP
3D3V_BT_S0 1 TP270 AFTE30-GP

USBCN1

5V_SS 1 TP268 AFTE30-GP
5V_SS 1 TP280 AFTE30-GP
1D8V_S3 1 TP269 AFTE30-GP
30 USBCN_OC# <<< 1 TP263 AFTE30-GP
30,43,45 USB_PWR_EN# <<< 1 TP265 AFTE30-GP
21,30 USBPN4 <<< 1 TP277 AFTE30-GP
21,30 USBPP4 <<< 1 TP264 AFTE30-GP
21,30 USBPN1 <<< 1 TP262 AFTE30-GP
21,30 USBPP1 <<< 1 TP260 AFTE30-GP
22,30 SATA_TXN2 <<< 1 TP261 AFTE30-GP
22,30 SATA_TXP2 <<< 1 TP258 AFTE30-GP
22,30 SATA_RXP2 <<< 1 TP259 AFTE30-GP
22,30 SATA_RXN2 <<< 1 TP253 AFTE30-GP

FAN1

25 FAN1_FG1 <<< 1 TP257 AFTE30-GP
FAN1_VCC 1 TP256 AFTE30-GP

BAT1

56 BATA_SDA_1 <<< 1 TP254 AFTE30-GP
56 BATA_SCL_1 <<< 1 TP255 AFTE30-GP
BT+ 1 TP251 AFTE30-GP
BT+ 1 TP276 AFTE30-GP
BT+ 1 TP279 AFTE30-GP
55,56 BATT_SENSE <<< 1 TP249 AFTE30-GP
56 BAT_IN#_CN <<< 1 TP248 AFTE30-GP

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AFTE TP		
Size A3	Document Number Olan	Rev -2
Date: Friday, April 18, 2008	Sheet 58 of 58	