

AMD BRAZOS

Muxless Discrete/UMA Schematics Document

AMD Ontario CPU FT1

AMD GPU Seymour XT S3

2010-12-01

REV : SA

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX
ROB:ROBSON

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.			
File			
Cover Page			
Size A3	Document Number B575	Rev -1	
Date: Friday, March 25, 2011	Sheet 1	of	103

REVISION : SA

TOP	_____	L1
VCC	=====	L2
S	_____	L3
S	_____	L4
GND	=====	L5
BOTTOM	_____	L6

REQUIRED SYSTEM STRAPS ?

	AZ_SDOUT	PCI_CLK1	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1	LPC_CLK2
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT	Enable boot timer function
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)	Disable boot fail timer function DEFAULT

USB Table

Pair	Device
0	Internal #3 (MB)
1	WLAN/WIMAX
2	WWAN
3	E-SATS/LUSB
4	BLUETOOTH
5	External #1 (IO BD)
6	External #2 (IO BD)
7	CAMERA (HS)
8	Finger Print
9	CardReader
10	NC
11	NC
12	NC
13	NC


PCIe Routing

	APU
LANE0	PEG
LANE1	
LANE2	
LANE3	
	FCH
LANE0	LAN
LANE1	WWAN
LANE2	WLAN
LANE3	CardReader

TYPE ENABLED	EC_PWM2	EC_PWM3
Reserved	2.2-kohm 5% pull-down	2.2-kohm 5% pull-down
LPC ROM	Not connected.	2.2-kohm 5% pull-down
SPI ROM	2.2-kohm 5% pull-down	Not connected.
Reserved	Not connected.	Not connected.

Note: EC_PWM2, EC_PWM3 default have internal 10kohm PU.






<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

File			APU 5 of 5(VSS)	Rev
Size	Document Number	B575		SA
A3				
Date: Friday, March 25, 2011			Sheet 8	of 103




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 9 of 103	




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet	10 of 103




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 11 of 103	



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 12 of	103




<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 13	of 103

DDR3 SOCKET_1






Intel HR DM tied to GND
AMD still following previous design




Place these caps close to VTT1 and VTT2.

62.10024.C21








2ND = 62.10017.P91





wlstron_PN_71.HUDM1.M05_1007241


VDDBT_RTC_G	2.5	VSS	-	RTC/CMOS backup power
	3.6V	BAT		





REQUIRED STRAPS

CBP-PU 3.3V_AUX_85
checklist:PU 3.3V_85
confirm by AMD, following CBP suggestion



REQUIRED SYSTEM STRAPS


	AZ_SSDOUT (AZC_SSDATAOUT_1)	PCI_CLK1	PCI_CLK2	PCI_CLK3 (CLK_PCI_LPC)	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	Low Power Mode	Allow POE GEN2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAPS	non-Fusion CLOCK mode	ENABLE EC (Use Internal)	CLKGEN ENABLED (Use Internal)
PULL LOW	Performance Mode	Force POE GEN1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

USE this pin to determine INT/EXT CLK

TYPE ENABLED	EC_PWM2	EC_PWM3
Reserved	2.2-kohm 5% pull-down	2.2-kohm 5% pull-down
LPC ROM	Not connected.	2.2-kohm 5% pull-down
SPIROM	2.2-kohm 5% pull-down	Not connected.
Reserved	Not connected.	Not connected.

Note: EC_PWM2, EC_PWM3 default have internal 10kohm PU.

DEBUG STRAPS




	PCI_AD27	PCI_AD28	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	Disable ILA AUTORUN (DEFAULT)	USE FC PLL	USE DEFAULT POE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM POE STRAPS	Enable PCI MEM BOOT


Note: FCH has 15K internal PU FOR PCI_AD[27:23]


©Core Design

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin-Tai Rd., Hsin-Tai, Taiwan
Tel: 886-3-211-1111, Fax: 886-3-211-1112




<Core Design>

 Wistron Corporation 21F, 8th Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.	
File FCH 6 of 6(VSS)	
Size A3	Document Number B575
Rev SA	
Date: Friday, March 26, 2011	
Sheet 22 of 103	




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
G-Sensor	
Size	Document Number
	B575
Date: Friday, March 25, 2011	Sheet 23 of 103
Rev	
SA	



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 24 of 103	



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 25 of 103	

blanking

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.	
Power Button			
File			
Size	Document Number	Rev	
A3	B575	SA	
Date: Friday, March 25, 2011	Sheet	26	of 103

SA 0905 change to 390p



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width
and spacing. Locate Capacity near Thermal diode.

Supplier	Description	Lenovo P/N	Wistron P/N
ON	MMBT3904WT1G	N/A	84.03904.R111
PANJIT	MMBT3904W	N/A	84.M3904.A1




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Thermal/Fan Controller

Date:	Monday, March 28, 2011	Sheet	28	of	103
-------	------------------------	-------	----	----	-----

1210 10886-1 D1/D2/R15/R16/C15 DY
EC1/EC2/EC3 100pF
R17/R18 100ohm
C17/C18 100pF
R23/R24 100pF

BOM Control




blanking

LA57 UMA




緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 30 of 103





Pinout diagram of the 303V LAN_S5 connector. The diagram shows 10 pins with labels: MD10+, MD10-, 1D05V_LAN_S5, MD11+, MD11-, 1D05V_LAN_S5, MD12+, MD12-, 1D05V_LAN_S5, MD13+, MD13-, and 3D3V_LAN_S5. A red circle highlights the 3D3V_LAN_S5 pin, which is connected to a component labeled '303V LAN_S5' and 'R3101'.




Make sure PCIE_Wake# & PCIE_CLK_LAN resistor pull high close to PCH side




71.08111.103



Layout Note: Close to





```
1 R3113 2 1D05V LAN EVDD1
```



Layout Note: Close to U3101

pin C3113&C3114

C3113 value modify to 1uF



Layout Note: Close to U3101 pin C3115 ~ C3120

C3122 change to 4.7uF X5R
type capacitor

«Core Design»

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]Size
A3

Document Number

LAN RTL8111E

B575


Date: Monday, March 28, 2011

Sheet

Rev	
-----	--

10

103




<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,		Taipei Hsien 321, Taiwan, R.O.C.	
File			
RTS5159 (CARD READER)			
Size A3	Document Number B575		Rev SA
Date: Friday, March 25, 2011		Sheet 32 of	103

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011		Sheet 33 of	103

(Blanking)

<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 34 of 103




<Core Design>

緯創資通		Wistron Corporation	
		21F, 6F, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0			
Size	Document Number		Rev
Custom	B575		SA
Date	Friday, March 26, 2011		Sheet 36 of 103

if no any concern for sequence,
DY in the futur




©Core Design



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 37 of	103




Adaptor in to generate DCBATOUT



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DCIN_JACK		
Size	Document Number				Rev
					SA
Date:	Monday, March 28, 2011		Sheet	38	of 103



緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AD / BATT CONN



Rev


B575

103




```
SSID = PWR.Plane.Regulator_5v3p3v
```






Peak Current=10
Design Current =8A
OCP>15A

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 1uH PCMC063T-1R0MN Cyntec 9mohm/10mohm Isat -22Arms 68.1R01A.20B
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
H/S: SIR712DF/ POWERPAK/ 10.3mOhm/ 12.4mOhm@4.5Vgs/ 84.00172.037
L/S: SIR460DF/ POWERPAK/ 4.9mOhm/ 6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		VREG_VDDNB	
Size	Document Number	B575	Rev
Date: Monday, March 28, 2011	Sheet 43	of	103



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 44 of	103

SSID = PWR.Plane.Regulator_1D1V_S5



I/P cap: 100 25V K0805 X5R/ 78.10622.51L
Inductor: 2.2uH PCMC063T-2R20M Cynotec 18mohm/20mohm Isat ~14Arms 68.2R210.20B
O/P cap: 2200 2V KEEPCX02218 15mohm 3.8Arms PANASONIC/79.22719.20L
H/S: S1S412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037
L/S: S1S412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037


$$V_{out} = 0.704V * (R1 + R2) / R2$$




I/P cap: 4.7uF 25V K0805 X5R/ 78.47522.51L
Inductor: 2.2uH PCMC063T-2R20M Cynotec 18mohm/20mohm Isat ~14Arms 68.2R210.20B
O/P cap: 2200 2V KEEPCX02218 15mohm 3.8Arms PANASONIC/79.22719.20L
H/S: S1S412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037
L/S: S1S412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$

Clone Design




RT9026 for 0D75V_S3



©Core Design

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichai,
Taippei Hsien 221, Taiwan, P.O.C.




<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 48	of 103

SSID = VIDEO


LVDS CONNECTOR




Panel BL brightness/Power En/BL En



CAMERA POWER




SSID = VIDEO



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 53 of 103

(Blanking)


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A4	B575
Date:	Rev
Friday, March 25, 2011	SA
Sheet 54 of 103	

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ITP			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 55 of 103


SATA HDD Connector

20101206




ODD Connector




SATA_RX- and SATA_RX+ Trace
Length match within 20 mil
Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD



Current limit
Active High
typ =>2A



29 AUD_SPK_L+L
29 AUD_SPK_L+L

Place these EMI components
close to speaker connector.

Only needed if speaker
connector is physically far from
audio codec. When in doubt, it's
always a good idea to have
population option.

EC5801
SC100P50V2JN-3GP
EC5802
SC100P50V2JN-3GP

20100723 change



2ND = 20.F0693.002

1ST = 20.F1240.002

1ST:20.F1240.002, 2ND:20.F0693.002



2ND = 20.F0693.002

1ST = 20.F1240.002

1ST:20.F1240.002, 2ND:20.F0693.002

AFTP138 AFTE14P-2 1 AUD_SPK_L+L
AFTP137 AFTE14P-2 1 AUD_SPK_L+L
AFTP129 AFTE14P-2 1 AUD_SPK_R+L
AFTP140 AFTE14P-GP 1 AUD_SPK_R+L

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichui,
Taipei Hsien 221, Taiwan, R.O.C.

File		SPEAKER	
Size	Document Number	B575	
A3		SA	
Date:	Modified: March 28, 2011	Sheet	58 of 100

Reserved


<Core Design>

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 321, Taiwan, R.O.C.

File		
Reserved		
Size	Document Number	Rev
A3	B575	SA
Date: Friday, March 25, 2011		
Sheet	59	of 103



DN have accounter RTC battery no power from field side feedback for Larry suggestion, add Diode when 3.3V_Aux_S5 provide power to FCH RTC




TM David G suggest DY Capp to prevent leakage current 1008 -8A


<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.	
File			
BIOS / RTC			
Size	Document Number		Rev
	B575		SA
Date:	Monday, March 28, 2011	Sheet	60 of 103

A	B	C	D	E
SSID = USB				

4	RS49_VSB Board VSB Power	4
---	--------------------------	---



 緯創資通		Wistron Corporation 21F, 8th Sec., Hsin Tai Wu Rd., Neishih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB Power SW			
Size	Document Number		Rev
A3	B575		SA
Date:	Monday, March 28, 2011	Sheet	61 of 103

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

USB Power SW

Document Number

B575

Date: Monday, March 28, 2011


Sheet

61 of 103

Rev	S
-----	---

MB USB Port - #3

Left Side USB Power Switch




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 301, Taiwan, R.O.C.



Title			
USB CONN			
Size	Document Number		Rev
	B575		SA
Date: Monday, March 28, 2011		Sheet 62 of 103	

Bluetooth Power



BT CONN.

EC6302 put near
BLUE1 / all USB
put one choke
near connector
by EMI request





LA57 UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30

RESERVEDSize
A3

Document Number	
-----------------	--

B575

Rev


\$.

Date: Monday, March 28, 2011

Sheet 64 of 103

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsien Tai Wu Rd., Hsuehshien,
Taipei Hsien 221, Taiwan, R.O.C.

File

MINICARD WLAN

Size

Document Number

Rev

B575

SA


Date: Monday, March 28, 2011

Sheet 66 of 103



SSID = Wireless

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 301, Taiwan, R.O.C.

File

MINICARD_WWAN

Size

Document Number

Rev




B575

SA

Date: Monday, March 28, 2011


Sheet 66 of 103


```
SSID = User.Interface
```



SSID = KBC

Internal Keyboard Connector





S205 少兩PIN,
原廠測點已補上


ID KEY MATRIX	SENSE			
	27	28	29	30
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND

《 KROW[7..0] 27
《 KCOL[17..0] 27

SSID = Touch.Pad



Hall Sensor



◀Core Design▶

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HALL Sensor

Size

Document Number


Rev

SA


B575

Date: Monday, March 28, 2011

Sheet 70 of 103



GOLDEN FINGER FOR DEBUG BOARD



<Core Design>

緯創資通		Wistron Corporation	
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.		21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
Debug Port			
File	Size		
Document Number	B575		
Date: Monday, March 28, 2011	Sheet 71	of	103
Rev	SA		


(Blanking)


LA57 UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011		Sheet 72	of 103


(Blanking)


LA57 UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011	Sheet	73	of 103




LA57 UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD Reader CONN			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011		Sheet 74	of 103



LA57 UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>New Card</i>			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011	Sheet	75	of 103


(Blanking)

LA57 UMA


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 76 of 103

(Blanking)



LA57 UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011	Sheet	77	of 103


20101019 change L8607 L8608 L8609



LED BORD CONN.




LED



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :
(1) Place C483, C484, Q46, R528, R530,
C479, C476, R509, R508 close to U55.
(2) Avoid routing under DCDC switching area.




(Blanking)

LA57 UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 80 of 103


(Blanking)

LA57 UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 81 of 103

20100728 swap net

RJ45_USB CONN.







Card Reader Board CONN.




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.	
IO BD CONN	
File Size Document Number Date: Monday, March 28, 2011	Rev SA B575 Sheet 82 of 103



ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	PLATFORM SETTINGS
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0-50% Tx output swing, 1-Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0-Tx de-emphasis disabled, 1-Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0-Advertises the PCIe device as 2.5GT/s capable at power on. 1-Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0-VGA Controller capacity enabled 1-The device won't be recognized as the system's VGA controller	0	0
ROMIDCFQ[2:0]	GPIO[13:11]	BIOS ROM IDCFQ[2:0] defines the primary memory aperture size	X	X
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCS	0-Disable external BIOS ROM device 1-Enable external BIOS ROM device	X	0
VP_DEVICE_STRAP_EN	V2SYN	VP Device Strap Enable indicates to the software driver that it sense whether or not a VP device is connected on the VP Host Interface.	X	0
RSVD	H2SYN	RESERVED	0	0
RSVD	GENERIC	RESERVED	0	0
AUD[1]	HSYN	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYN		X	1




RECOMMENDED SETTINGS
0-DO NOT INSTALL RESISTOR
1-INSTALL 33K RESISTOR
A-DESIGN DEPENDENT
NA=NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	PLATFORM SETTINGS
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0-50% Tx output swing, 1-Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0-Tx de-emphasis disabled, 1-Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0-Advertises the PCIe device as 2.5GT/s capable at power on. 1-Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0-VGA Controller capacity enabled 1-The device won't be recognized as the system's VGA controller	0	0
ROMIDCFQ[2:0]	GPIO[13:11]	BIOS ROM IDCFQ[2:0] defines the primary memory aperture size	X	X
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCS	0-Disable external BIOS ROM device 1-Enable external BIOS ROM device	X	0
VP_DEVICE_STRAP_EN	V2SYN	VP Device Strap Enable indicates to the software driver that it sense whether or not a VP device is connected on the VP Host Interface.	X	0
RSVD	H2SYN	RESERVED	0	0
RSVD	GENERIC	RESERVED	0	0
AUD[1]	HSYN	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYN		X	1



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)

	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R

DPC_CALR (Park/Robson-S3):
Analog calibration.
Connect DPx_CALR to GND through a 150-Ω (1%) resistor.

1231 change 240ohm F, AMD require



★ This basic topology should be used for DRAM_RST for GDDR3/GDDR5/DDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM Load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF

Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except R_MEM_2

DIS_PX lenovo_PN_71.SEYMR.M09

71.ROBSON.M12 Colay with Seymour-XT-S3 (71.SEYMR.M01)

2010/07/06
Schematics check list:
A pull-down resistor is required.

~Variant Name~

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: GPU Memory(2/5)




Size: 43 Document Number: B575

Date: Monday, March 28, 2011 Sheet: 84 of 103

For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).







Robson-XT

PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.1V
L	L	0.9V
L	L	1.05V
L	L	0.9V

$$V_{out}=0.75V \cdot (R1+R2)/R2$$

For ROBSON

PR9210=44K, 2K (64.44225.6DL)

PR9211=150K (64.15035.6DL)

Seymour-XT



PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.1V
L	L	0.9V
L	L	1.05V
L	L	0.9V

©Core Design


緯創資通 Wistron Corporation

G9731 for 1D8V_VGA

	PE_GPIO0	PE_GPIO1
dGPU mode	H	H
IGPU	L	L
IGPU with BACO	H	H




PX_Muxless : value need fine tune for BAC0 sequecne





G9731 for 1V_VGA_S0

Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whistler_Robson Support BACO, So Change Sequence




1D5V_VGA_S0






<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia,		Taipei Hsien 221, Taiwan, R.O.C.	
File			
HDD / ODD CONN			
Size	Document Number		Rev
	B575		SA
Date	Friday, March 25, 2011		Sheet 94 of 103



<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,		Taipei Hsien 221, Taiwan, R.O.C.	
File			
CRT Switch			
Size A3	Document Number B575		Rev SA
Date: Friday, March 25, 2011 Sheet 96 of 103			



LA57 UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
TOUCH PANEL	
Size	Document Number
A4	B575
Date:	Rev
Friday, March 25, 2011	SA
Sheet 96 of 103	

VGA Std-Off





Diagram showing the connection of the 8 pins of the HOLE335R111-S1-GP connector. Pins H1, H2, H3, H5, H6, and H12 are connected to ground (GND) through a 0.00PAD.571 resistor. Pins H4 and H7 are connected to ground (GND) through a 0.00PAD.D01 resistor.


H4
STF237R113H115-GP
34.4V802.101



1216 改過footprint

Test Point放在Dimm Door打開可量測處


27,68 KBC_PWRBTN# >>> TP9701 TPAD40-GP
TP9700 TPAD40-GP



待確認

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011	Sheet 98		of 103

Power Delivery Block Diagram


Power Shape

Regulator

LDO

Switch

待確認



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Power Block Diagram

Size A3 Document Number

B575

Rev

SA



Date: Friday, March 25, 2011

Sheet 160 of 169

Thermal Block Diagram

待確認

Audio Block Diagram



<Core Design>

