


# Petra UMA Schematics Document Ivy Bridge Intel PCH

**DY :None Installed**  
**DIS:DIS installed**  
**DIS\_Muxless :BOTH DIS or Muxless installed**  
**DIS\_PX:BOTH DIS or PX installed**  
**DIS\_PX\_Muxless:DIS or PX or Muxless installed.**  
**Muxless: Muxless installed.(PX4.0)**  
**PX:MUX installed.(PX3.0)**  
**PX\_Muxless:BOTH PX or Muxless installed.**  
**UMA:UMA installed**  
**UMA\_Muxless:BOTH UMA or Muxless installed**  
**UMA\_PX\_Muxless:UMA or PX or Muxless installed**

**ANNIE: ONLY FOR ANNIE solution.**  
**PSL: KBC795 PSL circuit for 10mW solution installed.**  
**10mW: External circuit for 10mW solution installed.**  
**65W: for 65W adaptor installed.**  
**90W: for 90W adaptor installed.**

**Project code : 91.4VM01.001**  
**PCB P/N : 48.4VM02.001**  
**PCB No. : 11324**  
**Revision : -1**



|                                            |                                              |       |
|--------------------------------------------|----------------------------------------------|-------|
| <b>CHARGER</b><br><b>BQ24727</b>           |                                              | 40    |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| DCBATOUT                                   | BT+                                          |       |
| <b>SYSTEM DC/DC</b><br><b>RT8223MGQW</b>   |                                              | 41    |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| DCBATOUT                                   | 5V_AUX_S5<br>3D3V_AUX_S5<br>5V_S5<br>3D3V_S5 |       |
| <b>CPU DC/DC</b><br><b>ISL95836HRTZ</b>    |                                              | 42~43 |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| DCBATOUT                                   | VCC_CORE                                     |       |
| <b>SYSTEM DC/DC</b><br><b>ISL95836HRTZ</b> |                                              | 44    |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| DCBATOUT                                   | VCC_GFXCORE                                  |       |
| <b>SYSTEM DC/DC</b><br><b>TPS51218DSCR</b> |                                              | 45    |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| DCBATOUT                                   | 1D05V_VTT                                    |       |
| <b>SYSTEM DC/DC</b><br><b>RT8207LGQW</b>   |                                              | 46    |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| DCBATOUT                                   | 1D5V_S3<br>0D75V_S0<br>DDR_VREF_S3           |       |
| <b>LDO</b><br><b>RT9025-25ZSP</b>          |                                              | 47    |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| 3D3V_S0                                    | 1D8V_S0                                      |       |
| <b>LDO</b><br><b>G978</b>                  |                                              | 48    |
| <b>INPUTS</b>                              | <b>OUTPUTS</b>                               |       |
| 1D05V_VTT                                  | 0D85V_S0                                     |       |
|                                            |                                              |       |
|                                            |                                              |       |
|                                            |                                              |       |
|                                            |                                              |       |
|                                            |                                              |       |
|                                            |                                              |       |
|                                            |                                              |       |
| <b>PCB LAYER</b>                           |                                              |       |
| L1:Top                                     | L4:Signal                                    |       |
| L2:VCC                                     | L5:GND                                       |       |
| L3:Signal                                  | L6:Bottom                                    |       |

| Name                                         | Schematics Notes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SPKR                                         | <b>Reboot option at power-up</b><br>Default Mode: Internal weak Pull-down.<br><b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| INIT3_3V#                                    | Weak internal pull-up. Leave as "No Connect".                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| GNT3#/GPIO55<br>GNT2#/GPIO53<br>GNT1#/GPIO51 | GNT[3:0]# functionality is not available on Mobile.<br>Mobile: Used as GPIO only<br>Pull-up resistors are not required on these signals.<br>If pull-ups are used, they should be tied to the Vcc3_3power rail.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| SPI_MOSI                                     | <b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-k? weak pull-up resistor.<br><b>Disable Danbury:</b> left floating, no pull-down required.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| NV_ALE                                       | <b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor]<br><b>Disable Danbury:</b> leave floating (internal pull-down)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| NC_CLE                                       | DMI termination voltage. Weak internal pull-up. Do not pull low.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| HAD_DOCK_EN# /GPIO[33]                       | Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.<br>High (1) - Security measure defined in the Flash Descriptor will be enabled.<br>Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently.<br>Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions. |
| HDA_SD0                                      | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| HDA_SYNC                                     | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| GPIO15                                       | Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality<br>Note : This is an un-muxed signal.<br>This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low.<br>Sampled at rising edge of RSMRST#.<br>CRB has a 1-kohm pull-up on this signal to +3.3VA rail.                                                                                                                                                                                                                                                                                                                                |
| GPIO8                                        | GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| GPIO27                                       | <b>Default = Do not connect (floating)</b><br>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.<br>Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

## USB Table

## PCIE Routing

|       |                  |
|-------|------------------|
| LANE1 | Mini Card2(WWAN) |
| LANE2 | Mini Card1(WLAN) |
| LANE3 | Card Reader      |
| LANE4 | Onboard LAN      |
| LANE5 | USB3.0           |
| LANE6 | Intel GBE LAN    |
| LANE7 | Dock             |
| LANE8 | New Card         |

## SATA Table

| SATA |        |
|------|--------|
| Pair | Device |
| 0    | HDD1   |
| 1    | HDD2   |
| 2    | N/A    |
| 3    | N/A    |
| 4    | ODD    |
| 5    | ESATA  |

| Pair | Device                                 |
|------|----------------------------------------|
| 0    | Touch Panel / 3G SIM                   |
| 1    | USB Ext. port 1 (HS)                   |
| 2    | Fingerprint                            |
| 3    | BLUETOOTH                              |
| 4    | Mini Card2 (WWAN)                      |
| 5    | CARD READER                            |
| 6    | X                                      |
| 7    | X                                      |
| 8    | USB Ext. port 4 / E-SATA / USB CHARGER |
| 9    | USB Ext. port 2                        |
| 10   | EDP CAMERA                             |
| 11   | Mini Card1 (WLAN)                      |
| 12   | CAMERA                                 |
| 13   | New Card                               |

| Pin Name | Strap Description                   | Configuration (Default value for each bit is 1 unless specified otherwise)                                                                                                                                                                       | Default Value |
|----------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| CFG[2]   | PCI-Express Static Lane Reversal    | 1: Normal Operation.<br>0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...                                                                                                                                                                           | 1             |
| CFG[4]   |                                     | Disabled - No Physical Display Port attached to<br>1: Embedded DisplayPort.<br>Enabled - An external Display Port device is<br>0: connect to the EMBEDDED display Port                                                                           | 0             |
| CFG[6:5] | PCI-Express Port Bifurcation Straps | 11 : x16 - Device 1 functions 1 and 2 disabled<br>10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled<br>01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled)<br>00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled | 11            |
| CFG[7]   | PEG DEFER TRAINING                  | 1: PEG Train immediately following xxRESETB de assertion<br>0: PEG Wait for BIOS for training                                                                                                                                                    | 1             |


| POWER PLANE                                                                                                                                       | VOLTAGE                                                                                                             | Voltage Rails | DESCRIPTION                                    |
|---------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|---------------|------------------------------------------------|
|                                                                                                                                                   |                                                                                                                     | ACTIVE IN     |                                                |
| 5V_S0<br>3D3V_S0<br>1D8V_S0<br>1D5V_S0<br>1D05V_VTT<br>0D85V_S0<br>0D75V_S0<br>VCC_CORE<br>VCC_GFXCORE<br>1D8V_VGA_S0<br>3D3V_VGA_S0<br>1V_VGA_S0 | 5V<br>3.3V<br>1.8V<br>1.5V<br>1.05V<br>0.95 - 0.85V<br>0.75V<br>0.35V to 1.5V<br>0.4 to 1.25V<br>1.8V<br>3.3V<br>1V | S0            | CPU Core Rail<br>Graphics Core Rail            |
| 5V_USBX_S3<br>1D5V_S3<br>DDR_VREF_S3                                                                                                              | 5V<br>1.5V<br>0.75V                                                                                                 | S3            |                                                |
| BT+<br>DCBATOUT<br>5V_S5<br>5V_AUX_S5<br>3D3V_S5<br>3D3V_AUX_S5                                                                                   | 6V-14.1V<br>6V-14.1V<br>5V<br>5V<br>3.3V<br>3.3V                                                                    | ALL S states  | AC Brick Mode only                             |
| 3D3V_LAN_S5                                                                                                                                       | 3.3V                                                                                                                | WOL_EN        | Legacy WOL                                     |
| 3D3V_AUX_KBC                                                                                                                                      | 3.3V                                                                                                                | DSW, Sx       | ON for supporting Deep Sleep states            |
| 3D3V_AUX_S5                                                                                                                                       | 3.3V                                                                                                                | G3, Sx        | Powered by Li Coin Cell in G3 and +V3ALW in Sx |

## SMBus ADDRESSES






| I <sup>2</sup> C / SMBus Addresses                                               | Ref Des | HURON RIVER ORB                                                                                                                                          |
|----------------------------------------------------------------------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Device                                                                           | Address | Hex Bus                                                                                                                                                  |
| EC SMBus 1<br>Battery CHARGER                                                    |         | BAT_SCL/BAT_SDA<br>BAT_SCL/BAT_SDA<br>BAT_SCL/BAT_SDA                                                                                                    |
| EC SMBus 2<br>PCH eDP                                                            |         | SML1_CLK/SML1_DATA<br>SML1_CLK/SML1_DATA<br>SML1_CLK/SML1_DATA                                                                                           |
| PCH SMBus<br>SD-DIMM1 (SPD)<br>SD-DIMM2 (SPD)<br>Digital Pot<br>G-Sensor<br>MINI |         | PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK |

<Core Design>

|                                                                                                               |                  |
|---------------------------------------------------------------------------------------------------------------|------------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                  |
| File                                                                                                          | Table of Content |
| Size A3                                                                                                       | Document Number  |
| Date: Wednesday, February 22, 2012                                                                            | Sheet 3 of 103   |
|                                                                                                               | Rev -1           |





SSID = CPU



Signal Routing Guideline:  
SM\_RCOMP keep routing length less than 500 mils.

|                                                                                                           |                           |        |
|-----------------------------------------------------------------------------------------------------------|---------------------------|--------|
| <Core Design>                                                                                             |                           |        |
| 緯創資通 Wistron Corporation<br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                           |        |
| Title CPU (THERMAL/CLOCK/PM )                                                                             |                           |        |
| Size Custom                                                                                               | Document Number Petra Uma | Rev -1 |
| Date: Tuesday, July 10, 2012                                                                              | Sheet 5 of 103            | 1      |

**SSID = CPU**




<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|            |                        |            |     |
|------------|------------------------|------------|-----|
| Title      |                        |            |     |
| CPU (DDR)  |                        |            |     |
| Size<br>A3 | Document Number        |            | Rev |
|            | Petra Uma              |            | -1  |
| Date:      | Tuesday, July 10, 2012 | Sheet 6 of | 103 |

# SSID = CPU




| PEG Static Lane Reversal |                                                                                              |
|--------------------------|----------------------------------------------------------------------------------------------|
| CF62                     | 1: Normal Operation; Lane # definition matches socket pin map definition<br>0: Lane Reversed |




| Enabl EDP function |                         |
|--------------------|-------------------------|
| CF64               | 1: Disable<br>0: Enable |



| PCIe Port Bifurcation Straps |                                                                                                                                                                                                                                            |
|------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CF6[6:5]                     | 11: x16 - Device 1 functions 1 and 2 disabled<br>10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled<br>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)<br>00: x8,x4,x4 - Device 1 functions 1 and 2 enabled |



| PEG DEFER TRAINING |                                                                                               |
|--------------------|-----------------------------------------------------------------------------------------------|
| CF67               | 1: PEG Train immediately following xxRESETB de assertion<br>0: PEG Wait for BIOS for training |






71.00IVY.A0U

<Core Design>

|                                    |                 |                                                                            |        |
|------------------------------------|-----------------|----------------------------------------------------------------------------|--------|
| 緯創資通 Wistron Corporation           |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |        |
| Title                              |                 | CPU (RESERVED)                                                             |        |
| Size A3                            | Document Number | Petra Uma                                                                  | Rev -1 |
| Date: Wednesday, February 29, 2012 | Sheet 7         | of 103                                                                     |        |

**SSID = CPU**




**<Core Design>**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|                |                        |       |          |
|----------------|------------------------|-------|----------|
| Title          |                        |       |          |
| CPU (VCC CORE) |                        |       |          |
| Size           | Document Number        | Rev   |          |
| Custom         | Petra Uma              | -1    |          |
| Date:          | Tuesday, July 10, 2012 | Sheet | 8 of 103 |



**SSID = CPU**



| VCCSA Voltage Select |        |         |
|----------------------|--------|---------|
| VID[1]               | VID[0] | VCCSA   |
| 0                    | 0      | 0.9 V   |
| 1                    | 0      | 0.8 V   |
| 0                    | 1      | 0.725 V |
| 1                    | 1      | 0.675 V |



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (VCC\_GFXCORE)**

Size

Document Number

## Petra Uma

-1

Date:


Tuesday, July 10, 2012

**III**

9

103

SSID = CPU



(Blanking)

<Core Design>

|                                                                                                                                               |                                      |                                       |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                                       |
| Title <div>XDP</div>                                                                                                                          |                                      |                                       |
| Size <div>A4</div>                                                                                                                            | Document Number <div>Petra Uma</div> | Rev <div>-1</div>                     |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                  |                                      | Sheet <div>11</div> of <div>103</div> |

(Blanking)

<Core Design>


|                                                                                                                                                   |                                      |
|---------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |
| Title <div>Reserved</div>                                                                                                                         |                                      |
| Size <div>A4</div>                                                                                                                                | Document Number <div>Petra Uma</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                      | Rev <div>-1</div>                    |
| Date: Wednesday, February 22, 2012                                                                                                                |                                      |
| Sheet 12 of 103                                                                                                                                   |                                      |

(Blanking)

<Core Design>

|                     |                                         |                                                                                                                          |                      |
|---------------------|-----------------------------------------|--------------------------------------------------------------------------------------------------------------------------|----------------------|
| <div>緯創資通</div>     |                                         | <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                      |
| Title               |                                         |                                                                                                                          |                      |
| <div>Reserved</div> |                                         |                                                                                                                          |                      |
| Size<br>A4          | Document Number<br><div>Petra Uma</div> |                                                                                                                          | Rev<br><div>-1</div> |
| Date:               | Wednesday, February 22, 2012            | Sheet 13 of                                                                                                              | 103                  |

# SSID = MEMORY



WWW.MANUALS.CLAN.SU



(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DDR3-SODIMM2**

Size  
A4

Document Number




**Petra Uma**

Rev  
**-1**

Date: Wednesday, February 22, 2012

Sheet 16 of 103





## USB Table


| Pair | Device                    |
|------|---------------------------|
| 0    | USB2.0 Ext. port 1        |
| 1    | USB3.0/USB2.0 Ext. port 2 |
| 2    |                           |
| 3    | CCD                       |
| 4    |                           |
| 5    |                           |
| 6    | may not be available      |
| 7    | may not be available      |
| 8    |                           |
| 9    | USB2.0 Ext. port 3        |
| 10   |                           |
| 11   | Mini Card1 (WLAN+BT)      |
| 12   |                           |
| 13   |                           |

Signal Routing Guideline:  
DMI\_ZCOMP keep W=4 mils and  
routing length less than 500  
mils.  
DMI\_IRCOMP keep W=4 mils and  
routing length less than 500  
mils.

[illegible]

|                           |                        |             |           |
|---------------------------|------------------------|-------------|-----------|
| Title                     |                        |             |           |
| <b>PCH (DM I/FDI/IPM)</b> |                        |             |           |
| Size<br>A3                | Document Number        |             | Rev       |
|                           | <b>Petra Uma</b>       |             | <b>-1</b> |
| Date:                     | Tuesday, July 10, 2012 | Sheet 19 of | 103       |

**SSID = PCH**



```
UMA_DISCRETE#
UMA: 1 1
DIS :0 1
Optimus(Muxless) : 1 0
I PPSNT# >>> UMA_DIS# 22
```

**<Core Design>**




緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Title  
**PCH (PCI-E/SMBUS/CLOCK/CL)**

|                |                                     |                  |
|----------------|-------------------------------------|------------------|
| Size<br>Custom | Document Number<br><b>Petra Uma</b> | Rev<br><b>-1</b> |
|----------------|-------------------------------------|------------------|


**SSID = PCH**




| Flash Descriptor Security Override |                                |
|------------------------------------|--------------------------------|
| HDA_SDOUT                          | Low = Default<br>High = Enable |




| PLL ODVR VOLTAGE |                                     |
|------------------|-------------------------------------|
| HDA_SYNC         | Low = 1.8V (Default)<br>High = 1.5V |






WWW.MANUALS.CLAN.SU



## RTC Reset



71.PANTH.00U



**HDA\_SYNC:** This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.

**<Core Design>**


緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                    |                        |           |           |
|------------------------------------|------------------------|-----------|-----------|
| Title                              |                        |           |           |
| <b>PCH (SPI/RTC/LPC/SATA/IHDA)</b> |                        |           |           |
| Size                               | Document Number        | Rev       |           |
| Custom                             | <b>Petra Uma</b>       | <b>-1</b> |           |
| Date:                              | Tuesday, July 10, 2012 | Sheet     | 21 of 103 |









Table 5-1. Voltage Ramp Up/Down Requirements for the PCH Suspend Well Voltage Rails

| Va        | Vb        | Power-Up Requirement                                                                                                                                                                                     | Power-Down Requirement                                                              |
|-----------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|
| VSREF_SUS | VCCSUS3_3 | a) VCCSREF_SUS must be powered up before VCCSUS3_3 or after VCCSUS3_3 within 0.7 V.<br>b) If VCCSREF_SUS is more than VCCSUS3_3 by 3 V, then the duration of this condition needs to be less than 20 ms. | a) VSREF_SUS must be powered down after VCCSUS3_3 or before VCCSUS3_3 within 0.7 V. |
| VSREF     | VCC3_3    | a) VSREF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V.<br>b) For power up, if VCCSREF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.      | a) VSREF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.           |

|        |                                                 |
|--------|-------------------------------------------------|
| VccVRM | Internal PLL and VRMs (1.5V for Mobile)         |
| VccVRM | 1.8 V Internal PLL and VRMs (1.8 V for Desktop) |



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title: PCH (POWER2)

Size: Document Number: Petra Uma Rev: -1

Date: Tuesday, July 10, 2012 Sheet: 24 of 103



SSID = PCH



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (VSS)**


Size A3 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 25 of 103

(Blanking)


<Core Design>

|                                                                                                                                               |                                      |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |
| Title <div>Clock(colay)</div>                                                                                                                 |                                      |
| Size <div>A4</div>                                                                                                                            | Document Number <div>Petra Uma</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                  | Rev <div>-1</div>                    |
| Sheet 26 of 103                                                                                                                               |                                      |





# SSID = Thermal

## Thermal sensor NCT 7718W



Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing.




ALERT# /T CRIT#  
Pull-up Resistor





|    |          |         | R7       |        |          |
|----|----------|---------|----------|--------|----------|
|    | 2Kohm    | 7.5Kohm | 10.5Kohm | 14Kohm | 18.7Kohm |
| R5 | 2Kohm    | 77°C    | 87°C     | 97°C   | 107°C    |
|    | 7.5Kohm  | 79°C    | 89°C     | 99°C   | 109°C    |
|    | 10.5Kohm | 81°C    | 91°C     | 101°C  | 111°C    |
|    | 14Kohm   | 83°C    | 93°C     | 103°C  | 113°C    |
|    | 18.7Kohm | 85°C    | 95°C     | 105°C  | 115°C    |

T\_CRIT temperature strapping point

SB T8=85 degree



\*Layout\* 15 mil



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thermal 7718/Fan Controllor P2793

Size

Custom

Document Number

Rev

Date

Tuesday, July 10, 2012

Sheet


28

of

103

Rev

-1



(Blanking)

<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

|                                    |                                  |               |
|------------------------------------|----------------------------------|---------------|
| Size<br>A4                         | Document Number<br><br>Petra Uma | Rev<br><br>-1 |
| Date: Wednesday, February 22, 2012 | Sheet 30 of                      | 103           |



(Blanking)

<Core Design>

|                                                          |                                                        |                                                                                                                          |                                     |
|----------------------------------------------------------|--------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|-------------------------------------|
| <div>緯創資通</div>                                          |                                                        | <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                     |
| <div>Title</div> <div><b>RTS5159 (CARD READER)</b></div> |                                                        |                                                                                                                          |                                     |
| <div>Size</div> <div>A4</div>                            | <div>Document Number</div> <div><b>Petra Uma</b></div> |                                                                                                                          | <div>Rev</div> <div><b>-1</b></div> |
| <div>Date:</div> <div>Wednesday, February 22, 2012</div> | <div>Sheet</div> <div>32</div>                         | <div>of</div> <div>103</div>                                                                                             |                                     |



(Blanking)

<Core Design>

|                                                                                                                                               |                                      |                                       |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                                       |
| Title <div>Reserved</div>                                                                                                                     |                                      |                                       |
| Size <div>A4</div>                                                                                                                            | Document Number <div>Petra Uma</div> | Rev <div>-1</div>                     |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                  |                                      | Sheet <div>33</div> of <div>103</div> |

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

|                                    |                                  |               |
|------------------------------------|----------------------------------|---------------|
| Size<br>A4                         | Document Number<br><br>Petra Uma | Rev<br><br>-1 |
| Date: Wednesday, February 22, 2012 | Sheet 34 of                      | 103           |



(Blanking)

<Core Design>



|                                                                                                                                                   |                                      |
|---------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |
| Title <div>USB 3.0 Controller</div>                                                                                                               |                                      |
| Size <div>A4</div>                                                                                                                                | Document Number <div>Petra Uma</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                      | Rev <div>-1</div>                    |
| Date <div>Wednesday, February 22, 2012</div> Sheet <div>35</div> of <div>103</div>                                                                |                                      |





Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation



Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK




Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



# ANNIE solution

## Adaptor in to generate DCBATOUT




<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                        |  |                  |           |
|-------|------------------------|--|------------------|-----------|
| Title |                        |  | <b>DCIN JACK</b> |           |
| Size  | Document Number        |  | Rev              |           |
| A4    | <b>Petra Uma</b>       |  | <b>-1</b>        |           |
| Date: | Tuesday, July 10, 2012 |  | Sheet            | 38 of 103 |


BATTERY CONNECTOR



**SSID = Charger**

A8( ANNIE/ASTRO)  
PR4007, PR4001

| AD+ total power | R1    | R2   |
|-----------------|-------|------|
| 65w             | 12.4K | 100K |
| 80w             | 41.2k | 100K |
| 90w             | 60.4k | 100K |
| 120w            | 118k  | 100K |



&lt;Core Design&gt;

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CHARGER BQ24707A**

|        |                  |           |
|--------|------------------|-----------|
| Size   | Document Number  | Rev       |
| Custom | <b>Petra Uma</b> | <b>-1</b> |

Date: Tuesday, July 10, 2012 Sheet 40 of 108








WWW.MANUALS.CLAN.SU




|        |                               |             |     |
|--------|-------------------------------|-------------|-----|
| Title  | <b>ISL95836_CPU_CORE(1/3)</b> |             |     |
| Size   | Document Number               |             | Rev |
| Custom | <b>Petra Uma</b>              |             | -   |
| Date:  | Tuesday, July 10, 2012        | Sheet 42 of | 102 |





Vcc\_gfxcore  
Iccmax=33 A  
TDC = 21.5A  
OCP>40A


## TPS51218D for 1D05V






**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                  |                  |           |
|----------------------------------|------------------|-----------|
| Title                            |                  |           |
| <b>DC to DC 1D05V(TPS51218D)</b> |                  |           |
| Size<br>A3                       | Document Number  | Rev       |
|                                  | <b>Petra Uma</b> | <b>-1</b> |
| Date: Tuesday, July 10, 2012     | Sheet 45         | of 103    |

**SSID = PWR.Plane.Regulator\_1p5v0p75v**



## RT8207L for 1D5V




$$V_{out} = 0.75 * (1 + R1/R2)$$

**+0.75VS**  
**Iomax: 1.2A**

WWW.MANUALS.CLAN.SU

SSID = PWR.Plane.Regulator\_1p8v

## RT9025 for 1D8V\_S0



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO 1D8V(RT9025)

Size  
A4

Document Number


Petra Uma

Rev  
-1

Date: Tuesday, July 10, 2012

Sheet 47 of 103



## PWM SY8037 for VCCSA



"x" means "don't care".

### VEN/MODE Logic

## PWM SY8037 for VCCSA



## <Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

**VCCSA SY8037**

Size  
A3

|                 |  |
|-----------------|--|
| Document Number |  |
|-----------------|--|

**Petra Uma**






|     |    |
|-----|----|
| Rev | -1 |
|-----|----|

Date: Tuesday, July 10, 2012

Sheet 48 of 103










**SSID = VIDEO**




# CRT DDCDATA & DDCCLK level shift

CRT\_DDCDATA\_CON >>> CRT\_DDCDATA\_CON 59  
 CRT\_DDCCLK\_CON >>> CRT\_DDCCLK\_CON 59  
 CRT\_R >>> CRT\_R 59  
 CRT\_G >>> CRT\_G 59  
 CRT\_B >>> CRT\_B 59  
 CRT\_HSYNC\_CON >>> CRT\_HSYNC\_CON 59  
 CRT\_VSYNC\_CON >>> CRT\_VSYNC\_CON 59



# SSID = VIDEO HDMI Level Shifter & CONNECTOR

Close to HDMI Connector



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                        |                              |           |
|-------|------------------------|------------------------------|-----------|
| Title |                        | HDMI Level Shifter/Connector |           |
| Size  | Document Number        | Rev                          |           |
| A3    |                        | Petra Uma                    |           |
| Date: | Tuesday, July 10, 2012 | Sheet                        | 51 of 103 |

LED BACKLIGHT CONVERTER POWER

(Blanking)

<Core Design>

|                                                                                                                                          |                                      |                                       |
|------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------------------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                      |                                       |
| Title <div>eDP</div>                                                                                                                     |                                      |                                       |
| Size <div>A4</div>                                                                                                                       | Document Number <div>Petra Uma</div> | Rev <div>-1</div>                     |
| Date <div>Wednesday, February 22, 2012</div>                                                                                             |                                      | Sheet <div>52</div> of <div>103</div> |

(Blanking)

<Core Design>

|                 |                              |                                                                               |                 |  |  |
|-----------------|------------------------------|-------------------------------------------------------------------------------|-----------------|--|--|
| <div>緯創資通</div> |                              | <div>Wistron Corporation</div>                                                |                 |  |  |
|                 |                              | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |  |  |
| Title           |                              |                                                                               |                 |  |  |
| S-VIDEO         |                              |                                                                               |                 |  |  |
| Size<br>A4      | Document Number              |                                                                               | Rev             |  |  |
|                 | Petra Uma                    |                                                                               | -1              |  |  |
| Date:           | Wednesday, February 22, 2012 |                                                                               | Sheet 53 of 103 |  |  |

(Blanking)

<Core Design>


|                                                                                                                                                   |                                      |                                       |
|---------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                                       |
| Title <div>Reserved</div>                                                                                                                         |                                      |                                       |
| Size <div>A4</div>                                                                                                                                | Document Number <div>Petra Uma</div> | Rev <div>-1</div>                     |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                      |                                      | Sheet <div>54</div> of <div>103</div> |

SSID = User.Interface

# ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.

( Blanking )



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ITP**

Size  
A4

Document Number

**Petra Uma**

Rev  
**-1**



Date: Wednesday, February 22, 2012

Sheet 55 of 103



SSID = SATA

-1\_20120223


## SATA HDD Connector



## ODD Connector



## SATA Zero Power ODD



WWW.MANUALS.CLAN.SU

<Core Design>

|                                                                                                                  |                              |
|------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                              |
| Title                                                                                                            |                              |
| HDD/ODD                                                                                                          |                              |
| Size<br>A3                                                                                                       | Document Number<br>Petra Uma |
| Date: Tuesday, July 10, 2012                                                                                     | Rev<br>-1                    |
| Sheet 56                                                                                                         | of 103                       |




(Blanking)

<Core Design>

|                                                                                                                                               |                                                           |
|-----------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                                           |
| <div><div>Title</div><div>E-SATA/USB CHARGER</div></div>                                                                                      |                                                           |
| <div><div>Size</div><div>A4</div></div>                                                                                                       | <div><div>Document Number</div><div>Petra Uma</div></div> |
| <div><div>Date</div><div>Wednesday, February 22, 2012</div></div>                                                                             | <div><div>Rev</div><div>-1</div></div>                    |
| <div><div>Date</div><div>Wednesday, February 22, 2012</div></div>                                                                             |                                                           |
| <div><div>Sheet</div><div>57 of 103</div></div>                                                                                               |                                                           |

# SSID = AUDIO



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Audio Jack**

Size  
A4

Document Number








**Petra Uma**

Rev  
**-1**


Date: Tuesday, July 10, 2012

Sheet 58 of 103

SSID = LAN





## 21,27 SPI\_SO\_R




|                  |                        |                 |  |
|------------------|------------------------|-----------------|--|
| Title            |                        |                 |  |
| <b>Flash/RTC</b> |                        |                 |  |
| Size             | Document Number        | Rev             |  |
| Custom           | <b>Petra Uma</b>       | <b>-1</b>       |  |
| Date:            | Tuesday, July 10, 2012 | Sheet 60 of 103 |  |


SSID = USB



Close to AUSB2



<Core Design>



### USB 3.0 Connector Pin definition

|   |            |               |
|---|------------|---------------|
| 1 | POWER      |               |
| 2 | USB 2.0 D- |               |
| 3 | USB 2.0 D+ |               |
| 4 | GND        |               |
| 5 | StdA_SSRX- | SuperSpeed RX |
| 6 | StdA_SSRX+ |               |
| 7 | GND        |               |
| 8 | StdA_SSTX- | SuperSpeed TX |
| 9 | StdA_SSTX+ |               |

<Core Design>

**SSID = User.Interface**  
**Bluetooth Module conn.**

***ANNIE Bluetooth Module***

**(Blanking)**

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Bluetooth***

Size  
A4

Document Number  
**Petra Uma**

Rev  
**-1**

Date: Wednesday, February 22, 2012Sheet 63 of 103



(Blanking)

<Core Design>

|                                                                                                                                                   |                                      |                                       |
|---------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                                       |
| Title <div>RESERVED</div>                                                                                                                         |                                      |                                       |
| Size <div>A4</div>                                                                                                                                | Document Number <div>Petra Uma</div> | Rev <div>-1</div>                     |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                      |                                      | Sheet <div>64</div> of <div>103</div> |



### **Mini Card Connector(802.11a/b/g/n)**



|                                |                        |             |           |
|--------------------------------|------------------------|-------------|-----------|
| Title                          |                        |             |           |
| <b>MINICARD(WLAN)/ITP CONN</b> |                        |             |           |
| Size<br>A3                     | Document Number        |             | Rev       |
|                                | <b>Petra Uma</b>       |             | <b>-1</b> |
| Date:                          | Tuesday, July 10, 2012 | Sheet 65 of | 103       |

SSID = Wireless

# Mini Card Connector(WWAN)

(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**WWAN Connector**

Size  
A4

Document Number

**Petra Uma**

Rev  
**-1**

Date: Wednesday, February 22, 2012




Sheet 66 of 103

(Blanking)


<Core Design>

|                     |                              |                                                                               |                 |  |  |
|---------------------|------------------------------|-------------------------------------------------------------------------------|-----------------|--|--|
| <div>緯創資通</div>     |                              | <div>Wistron Corporation</div>                                                |                 |  |  |
|                     |                              | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |  |  |
| Title               |                              |                                                                               |                 |  |  |
| <div>Reserved</div> |                              |                                                                               |                 |  |  |
| Size<br>A4          | Document Number              |                                                                               | Rev             |  |  |
|                     | Petra Uma                    |                                                                               | -1              |  |  |
| Date:               | Wednesday, February 22, 2012 |                                                                               | Sheet 67 of 103 |  |  |


Power button LED





Power STDBY\_LED



Battery LED2(DC\_BATFULL)





Battery LED1(CHARGE)





**SSID = KBC**


## Internal KeyBoard Connector



## TOUCH PAD







<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Dubug connector***

Size  
A4

Document Number

**Petra Uma**

Rev  
**-1**

Date: Tuesday, July 10, 2012

Sheet 71 of 103

(Blanking)

<Core Design>

|                     |                              |                                                                               |                 |
|---------------------|------------------------------|-------------------------------------------------------------------------------|-----------------|
| <div>緯創資通</div>     |                              | <div>Wistron Corporation</div>                                                |                 |
|                     |                              | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title               |                              |                                                                               |                 |
| <div>Reserved</div> |                              |                                                                               |                 |
| Size<br>A4          | Document Number              |                                                                               | Rev             |
|                     | <div>Petra Uma</div>         |                                                                               | <div>-1</div>   |
| Date:               | Wednesday, February 22, 2012 |                                                                               | Sheet 72 of 103 |



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


|                                    |                                  |               |
|------------------------------------|----------------------------------|---------------|
| Size<br>A4                         | Document Number<br><br>Petra Uma | Rev<br><br>-1 |
| Date: Wednesday, February 22, 2012 | Sheet 73 of                      | 103           |

SSID = SDIO

# SD/MMC Card Reader



| BCM57765/BCM57785 Pin Number | Signal Name          | SD/MMC Interface | MS-Pro Interface | xD Interface |
|------------------------------|----------------------|------------------|------------------|--------------|
| 21                           | CR_CLK/RX_BY#        | CR_CLK           | MS_CLK           | RX_BY#       |
| 26                           | CR_CMD/CLE           | CR_CMD           | MS_BS            | CLE          |
| 25                           | CR_DATA0             | CR_DATA0         | MS_DATA0         | XD_DATA0     |
| 24                           | CR_DATA1             | CR_DATA1         | MS_DATA1         | XD_DATA1     |
| 23                           | CR_DATA2             | CR_DATA2         | MS_DATA2         | XD_DATA2     |
| 22                           | CR_DATA3             | CR_DATA3         | MS_DATA3         | XD_DATA3     |
| 52                           | CR_DATA4             | CR_DATA4         | MS_DATA4         | XD_DATA4     |
| 53                           | CR_DATA5             | CR_DATA5         | MS_DATA5         | XD_DATA5     |
| 54                           | CR_DATA6             | CR_DATA6         | MS_DATA6         | XD_DATA6     |
| 55                           | CR_DATA7             | CR_DATA7         | MS_DATA7         | XD_DATA7     |
| 60                           | ALE                  | -                | -                | ALE          |
| 1                            | SD_DETECT/WE#        | CR_DETECT        | -                | WE#          |
| 9                            | RE#                  | -                | -                | RE#          |
| 59                           | CE#/MS_INS#          | -                | MS_INS#          | CE#          |
| 57                           | CR_WP#/XD_WP# SD_WP# | -                | -                | WP#          |
| 68                           | XD_DETECT            | -                | -                | XD_DETECT    |



<Core Design>

|                         |                                     |                                                                                                             |                  |
|-------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
| <b>緯創資通</b>             |                                     | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                   |                                     |                                                                                                             |                  |
| <b>CARD Reader CONN</b> |                                     |                                                                                                             |                  |
| Size<br>A4              | Document Number<br><b>Petra Uma</b> |                                                                                                             | Rev<br><b>-1</b> |
| Date:                   | Tuesday, July 10, 2012              | Sheet 74 of                                                                                                 | 103              |

SSID = ExpressCard

+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA

(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**New Card**

Size  
A4

Document Number

**Petra Uma**

Rev  
**-1**

(Blanking)

<Core Design>

|                     |                              |                                                                                           |                 |  |  |
|---------------------|------------------------------|-------------------------------------------------------------------------------------------|-----------------|--|--|
| <div>緯創資通</div>     |                              | <div>Wistron Corporation</div>                                                            |                 |  |  |
|                     |                              | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                 |  |  |
| Title               |                              |                                                                                           |                 |  |  |
| <div>Reserved</div> |                              |                                                                                           |                 |  |  |
| Size<br>A4          | Document Number              |                                                                                           | Rev             |  |  |
|                     | <div>Petra Uma</div>         |                                                                                           | <div>-1</div>   |  |  |
| Date:               | Wednesday, February 22, 2012 |                                                                                           | Sheet 76 of 103 |  |  |
| 2                   | 1                            | 1                                                                                         |                 |  |  |

(Blanking)

<Core Design>

|                     |                                         |                                                                               |                      |
|---------------------|-----------------------------------------|-------------------------------------------------------------------------------|----------------------|
| <div>緯創資通</div>     |                                         | <div>Wistron Corporation</div>                                                |                      |
|                     |                                         | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                      |
| Title               |                                         |                                                                               |                      |
| <div>Reserved</div> |                                         |                                                                               |                      |
| Size<br>A4          | Document Number<br><div>Petra Uma</div> |                                                                               | Rev<br><div>-1</div> |
| Date:               | Wednesday, February 22, 2012            | Sheet 77 of                                                                   | 103                  |

(Blanking)

<Core Design>

|                                                                                                                                               |                                      |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |
| Title <div>Reserved</div>                                                                                                                     |                                      |
| Size <div>A4</div>                                                                                                                            | Document Number <div>Petra Uma</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                  | Rev <div>-1</div>                    |
| Date: Wednesday, February 22, 2012                                                                                                            |                                      |
| Sheet 78 of 103                                                                                                                               |                                      |

**SSID = User.Interface**

# Free Fall Sensor

(Blanking)

## Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**G- Sensor**

Size  
A4

Document Number

**Petra Uma**

Rev

**-1**

Date: Wednesday, February 22, 2012

Sheet 79 of 103

(Blanking)

<Core Design>

|                     |                                         |                                                                               |                      |  |  |
|---------------------|-----------------------------------------|-------------------------------------------------------------------------------|----------------------|--|--|
| <div>緯創資通</div>     |                                         | <div>Wistron Corporation</div>                                                |                      |  |  |
|                     |                                         | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                      |  |  |
| Title               |                                         |                                                                               |                      |  |  |
| <div>Reserved</div> |                                         |                                                                               |                      |  |  |
| Size<br>A4          | Document Number<br><div>Petra Uma</div> |                                                                               | Rev<br><div>-1</div> |  |  |
| Date:               | Wednesday, February 22, 2012            |                                                                               | Sheet 80 of 103      |  |  |



(Blanking)

<Core Design>

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

|                                    |                                  |               |
|------------------------------------|----------------------------------|---------------|
| Size<br>A4                         | Document Number<br><br>Petra Uma | Rev<br><br>-1 |
| Date: Wednesday, February 22, 2012 | Sheet 81 of                      | 103           |



<Core Design>

|                                                                                                                                               |                                      |                   |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                   |
| Title <div>IO Board Connector</div>                                                                                                           |                                      |                   |
| Size <div>A4</div>                                                                                                                            | Document Number <div>Petra Uma</div> | Rev <div>-1</div> |
| Date <div>Tuesday, July 10, 2012</div>                                                                                                        | Sheet <div>82</div>                  | of <div>103</div> |

(Blanking)

<Core Design>

|                                                                                                                                                   |                                      |                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                   |
| Title <div>GPU PCIE/STRAPPING(1/5)</div>                                                                                                          |                                      |                   |
| Size <div>A4</div>                                                                                                                                | Document Number <div>Petra Uma</div> | Rev <div>-1</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                      | Sheet <div>83</div>                  | of <div>102</div> |

(Blanking)

(Blanking)

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

(Blanking)

<Core Design>

|                                                                                                                                                   |                                      |                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                   |
| Title <div>GPU DPPWR/GND(5/5)</div>                                                                                                               |                                      |                   |
| Size <div>A4</div>                                                                                                                                | Document Number <div>Petra Uma</div> | Rev <div>-1</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                      | Sheet <div>87</div>                  | of <div>102</div> |

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1



5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4


3

2

1


(Blanking)

<Core Design>

|                                                                                       |                                     |                                                                                                             |                  |
|---------------------------------------------------------------------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  |                                     | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title<br><b>RT8208F +VGA CORE</b>                                                     |                                     |                                                                                                             |                  |
| Size<br>A4                                                                            | Document Number<br><b>Petra Uma</b> |                                                                                                             | Rev<br><b>-1</b> |
| Date:                                                                                 | Wednesday, February 22, 2012        |                                                                                                             | Sheet 92 of 102  |

(Blanking)

<Core Design>

|                                                                                       |                                     |                                                                                                             |                  |
|---------------------------------------------------------------------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  |                                     | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                                                                                 |                                     |                                                                                                             |                  |
| <b><i>DISCRETE VGA POWER</i></b>                                                      |                                     |                                                                                                             |                  |
| Size<br>A4                                                                            | Document Number<br><b>Petra Uma</b> |                                                                                                             | Rev<br><b>-1</b> |
| Date:                                                                                 | Wednesday, February 22, 2012        |                                                                                                             | Sheet 93 of 102  |

LVDS Channel A

(Blanking)

Panel BL brightness/Power En/BL En

<Core Design>

|                                                                                                                                               |                                      |                   |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |                   |
| Title <div>LVDS Switch</div>                                                                                                                  |                                      |                   |
| Size <div>A4</div>                                                                                                                            | Document Number <div>Petra Uma</div> | Rev <div>-1</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                  | Sheet <div>94</div>                  | of <div>103</div> |

(Blanking)

<Core Design>

|                                                                                                                                          |                                      |
|------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                      |
| Title <div>CRT Switch</div>                                                                                                              |                                      |
| Size <div>A4</div>                                                                                                                       | Document Number <div>Petra Uma</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                             | Rev <div>-1</div>                    |
| Date <div>Wednesday, February 22, 2012</div> Sheet <div>95</div> of <div>103</div>                                                       |                                      |




SSID = SDIO

(Blanking)

<Core Design>

|                                    |                                  |                                                                                                                          |               |
|------------------------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------|---------------|
| <div>緯創資通</div>                    |                                  | <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |               |
| Title                              |                                  |                                                                                                                          |               |
| TOUCH PANEL                        |                                  |                                                                                                                          |               |
| Size<br>A4                         | Document Number<br><br>Petra Uma |                                                                                                                          | Rev<br><br>-1 |
| Date: Wednesday, February 22, 2012 | Sheet                            | 96 of                                                                                                                    | 103           |
















## Check test point



Test Point放在Dimm Door打開可量測處




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


| Title                       |                        |                 |
|-----------------------------|------------------------|-----------------|
| UNUSED PARTS/EMI Capacitors |                        |                 |
| Size                        | Document Number        | Rev             |
| A3                          | Petra Uma              | -1              |
| Date:                       | Tuesday, July 10, 2012 | Sheet 97 of 103 |



Power Sequence




(AC mode)

red word: KBC GPIO







PCH SMBus Block Diagram




KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



(Blanking)

<Core Design>

|                                                                                                                                               |                                      |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                      |
| Title <div>USB charger</div>                                                                                                                  |                                      |
| Size <div>A4</div>                                                                                                                            | Document Number <div>Petra Uma</div> |
| Date <div>Wednesday, February 22, 2012</div>                                                                                                  | Rev <div>-1</div>                    |
| Sheet 103 of 103                                                                                                                              |                                      |