


SJM50-PU Block Diagram

Project code: 91.4FC01.001
PCB P/N : 48.4FC01.0SB
REVISION : 08256-SB



PCB STACKUP

TOP	_____	L1
GND	_____	L2
S	_____	L3
S	_____	L4
GND	_____	L5
BOTTOM	_____	L6

SYSTEM DC/DC	
TPS51125	40
INPUTS	OUTPUTS
DCBATOUT	5V_S5(8A) 3D3V_S5(6A) 5V_AUX_S5 3D3V_AUX_S5
TPS51124	
41	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0(9A) 1D2V_S0(5A)
TPS51117	
42	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3(10A)
RT9026PFP	
43	
5V_S5	DDR_VREF_S3 0D9V_S3
RT9166	
43	
3D3V_S0	2D5V_S0(300mA)
G957	
43	
3D3V_S0	1D5V_S0(1A)
G9161	
43	
3D3V_S5	1D2V_S5(400mA)
CHARGER	
ISL88731HRZ	
46	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
CPU DC/DC	
ISL6265HR	
39	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A VCC_CORE_S0_1 0~1.55V 18A VDDNB 0~1.55V 18A

SJM50

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

BLOCK DIAGRAM

Size

Document Number

Rev

Custom

SJM50-PU

SB

Date: Wednesday, December 24, 2008


Sheet 1 of 56

SJM50

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change Lst			
Size	Document Number		Rev
A3	SJM50-PU		SB
Date:	Friday, December 05, 2008		
		Sheet	2 of 56

Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIE reference clocks
 By default, chip will configured as input mode, BIOS can program it to output mode.

SJM50





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Clock Generator ICS9LPRS480BKLT**

Size Document Number **SJM50-PU** Rev **SB**

Date: Tuesday, December 23, 2008 Sheet 3 of 56

Placement note:
4.7ux2, 0.22ux1, 180px1 for each group
Place near to CPU




SKT-CPU638P-GP-U2
62.10055.111

2ND = 62.10055.251

CPU2C

MEM:DATA




SKT-CPU638P-GP-U2
62.10055.111


2ND = 62.10055.251

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
CPU (3 of 4)			
Size	Document Number		Rev
	SJM50-PU		SE
Date:	Tuesday, December 23, 2008	Sheet 6 of	56







GTXP0	C700	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TX2+	20.51
GTXP0	C701	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TX2-	20.51
GTXP2	C702	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TX1+	20.51
GTXP1	C703	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TX1-	20.51
GTXP2	C704	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TX0+	20.51
GTXP2	C705	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TX0-	20.51
GTXP3	C706	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TXC+	20.51
GTXP3	C707	1	UMA	SCD1U10V2KX-4GP	<	TMDS_A_TXC-	20.51

RS780M Display Port Support(muxed on GFX)


DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1








Place < 100mils from pin AC8 and AB8




SB700
Part 1 of 5








SA_20081030




Delete DY Parts

REQUIRED STRAPS REQUIRED SYSTEM STRAPS



DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_L0M CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			SB700 (5 of 5)		
Size	Document Number				Rev
	SJM50-PU				SB
Date:	Tuesday, December 23, 2008				Sheet 15 of 56

DDR2 SOCKET_2



PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor



Do not share the Term resistor between the DDR address and Control Signals.


Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor





Place these Caps near DM1

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to 0D9V_S3





Place these Caps near PARALLEL TERMINATION










LCD/CCD CONN

<http://hobi-elektronika.net>



Pin	Symbol
1	3D3V_S0
2	DMIC_CLK
3	DMIC_DAT
4	GND



SJM50

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Document Number

SJM50-PU

Rev

SB

Date: Tuesday, December 23, 2008




Sheet 18 of 56




Layout Note:


** Must be a ground return path between this ground and the ground on the VGA connector.*

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




DDC_CLK & DATA level shift






SATA Connector




For HDD1



SJM50


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	SJM50-PU		SE
Date:	Tuesday, December 23, 2008	Sheet 21 of	56

ODD Connector



For ODD1


SA_20081112




SJM50

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
ODD				
Size	Document Number			Rev
SJM50-PU			SB	
Date:	Tuesday, December 23, 2008	Sheet	22	of 56




SA_20081111




SJM50

BLUETOOTH MODULE



EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



SJM50

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number






SJM50-PU

Rev

SB

Date: Tuesday, December 23, 2008




Sheet 24 of 56



SJM50

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

GIGA Lan Transformer






SJM50


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN CONN		
Size	Document Number	Rev
A3	SJM50-PU	SB
Date:	Wednesday, December 24, 2008	Sheet 27 of 56

AUDIO CONN.

<http://hobi-elektronika.net>





Internal Speaker





SJM50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: AUDIO AMP AND CONN.			
Size	Document Number	Rev	
	SJM50-PU	SB	
Date: Wednesday, December 24, 2008	Sheet 28 of 56		



SA_20081104

4 IN1 CARD-READER (SD/MMC/MS/XD)






20.10043.011


Title		Cardreader RTS5159	
Size	Document Number	Rev	SB
Date: Wednesday, December 24, 2008	Sheet 29 of 56	SJM50-PU	

CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width
and spacing. Locate Capacity near thermal diode


for CPU thermal diode



for T8 thermal diode




ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL




SHDN_SEL	
PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED

TRIP SET	
Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100




GOLDEN FINGER FOR DEBUG BOARD



SJM50


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number		Rev
	SJM50-PU		SB
Date:	Tuesday, December 23, 2008		Sheet 33 of 56

TOUCH PAD



SJM50

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD			
Size	Document Number		Rev
	SJM50-PU		SB
Date:	Tuesday, December 23, 2008	Sheet 34 of	56



SJM50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MEDIA BD CONN

Size

Document Number


SJM50-PU

Rev


SB


Date: Tuesday, December 23, 2008


Sheet 35 of 56




P/H @ 1D8V_S3 PAGE








SJM50






SJM50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51117 1D8V			
Size	Document Number		Rev
A3	SJM50-PU		SB
Date:	Wednesday, December 24, 2008	Sheet 42 of 56	


G1117

1D5V_S0
Iomax=1A



1D2V_S5


Iomax=400mA



Place near to SB700

2D5V_S0


Iomax=0.3A 2D5V/300mA



Place near to CPU

Place near to Mini-card



Iomax=1A OCP>2A




Place near to Dimm

SJM50

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
0D9V 2D5V 1D25V 1D5V		
Size A4	Document Number SJM50-PU	Rev SB
Date: Tuesday, December 23, 2008 Sheet 43 of 56		









Title			
ISL88731A Charger			
Size A3	Document Number		Rev
	SJM50-PU		SE
Date:	Wednesday, December 24, 2008	Sheet 46 of	56

<http://hobi-elektronika.net>
Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



SJM50


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title AD/BATT CONN		
Size	Document Number SJM50-PU	Rev SB
Date: Tuesday, December 23, 2008 Sheet 47 of 56		

Check test point




Test Point 放在 Dimm Door 打開可量測處


BT Conn. Test Point keep on connector side




SPKR1 Conn. Test Point keep on connector side




TOUCH PAD Conn. Test Point keep on connector side




USB Conn. Test Point keep on connector side




MMBB1 Conn. Test Point keep on connector side






KB1 Conn. Test Point keep on connector side




LEDB1 Conn. Test Point keep on connector side




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




CPU




VGA







SB




MINICARD




AUDIO Board


































SB_20081219




SA_20081117










M92-M2 uses memory group B only

SA_20081117



HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.


AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC, GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO_28_TDO , GPIO21_BB_EN	

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
512MB	x010		M25P20	0101
1GB	x		M25P40	0101
2GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
4GB	x		Pm25LV010A	0101

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMS0	GPIO8	BIF_CLK_PM_EN Serial ROM Output from ROM	0
ROMS1	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT If BIOS_ROM_EN=1, then Config[3:0] defines the ROM type If BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0


STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

SJM50



HYNIX 2ND = 72.51G63.A0U

72.41164.G0U
2ND = 72.51G63.A0U



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
M92 (6/7) VRAM B0			
Size A3	Document Number		Rev
	SJM50-PU		SB
Date:	Tuesday, December 23, 2008		Sheet 55 of 56

