


Pomona/Texcoco Block Diagram

Ver. -1



PCB Layer Stackup

L1: Signal 1
L2: VCC
L3: Inner Signal 2
L4: Inner Signal 3
L5: GND
L6: Signal 4

CPU V_CORE

ISL6264 38/39

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

SYSTEM DC/DC

TPS51124 47

INPUT	OUTPUT
DCBATOUT	1D2V_S0 1D8V_S3

SYSTEM DC/DC

ISL6236 46

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

TPS51100 48

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

APL5915 48

INPUT	OUTPUT
3D3V_S5 3D3V_S0 3D3V_S0	1D2V_S5 2D5V_S0 1D5V_S0

SYSTEM LDO

ISL6236 46

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

ISL6255 42

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

UMA

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title BLOCK DIAGRAM		
Size A3	Document Number POMONA/TEXCOCO	Rev 1
Date: Thursday, March 29, 2007	Sheet 1	of 49

SA: 07/31/06 Start

UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CHANGE HISTORY			
Size	Document Number		Rev
A3	Pomona/Texcoco		1
Date:	Thursday, March 29, 2007	Sheet 2 of	49



EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

UMA


緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CLKGEN_ICS951462

Size A3 Document Number Pomona/Textcoco Rev 1

Date: Thursday, March 29, 2007 Sheet 3 of 49



9 M_A_DQ[63.0]

<< >>

M_A_DQ63-AA12
M_A_DQ62-AB12
M_A_DQ61-AA14
M_A_DQ60-AB14
M_A_DQ59-W11
M_A_DQ58-Y12
M_A_DQ57-AD13
M_A_DQ56-AB13
M_A_DQ55-AD15
M_A_DQ54-AB15
M_A_DQ53-AB17
M_A_DQ52-Y17
M_A_DQ51-Y14
M_A_DQ50-W14
M_A_DQ49-W16
M_A_DQ48-AD17
M_A_DQ47-Y18
M_A_DQ46-AD19
M_A_DQ45-AD21
M_A_DQ44-AB21
M_A_DQ43-AB18
M_A_DQ42-AA18
M_A_DQ41-AA20
M_A_DQ40-Y20
M_A_DQ39-AA22
M_A_DQ38-Y22
M_A_DQ37-W22
M_A_DQ36-W22
M_A_DQ35-AA21
M_A_DQ34-AB22
M_A_DQ33-AB24
M_A_DQ32-Y24
M_A_DQ31-H22
M_A_DQ30-H20
M_A_DQ29-E22
M_A_DQ28-E21
M_A_DQ27-J19
M_A_DQ26-H24
M_A_DQ25-F22
M_A_DQ24-F20
M_A_DQ23-C23
M_A_DQ22-B22
M_A_DQ21-F18
M_A_DQ20-E18
M_A_DQ19-E20
M_A_DQ18-D22
M_A_DQ17-C19
M_A_DQ16-G18
M_A_DQ15-G17
M_A_DQ14-C17
M_A_DQ13-F14
M_A_DQ12-F14
M_A_DQ11-H17
M_A_DQ10-E17
M_A_DQ09-E15
M_A_DQ08-H15
M_A_DQ07-F13
M_A_DQ06-C13
M_A_DQ05-H12
M_A_DQ04-H11
M_A_DQ03-G14
M_A_DQ02-H14
M_A_DQ01-F12
M_A_DQ00-G12

U48B

MA0_CLK_H2 Y16
MA0_CLK_L2 AA16
MA0_CLK_H1 E16
MA0_CLK_L1 F16
MA0_CS_L3 V19
MA0_CS_L2 J22
MA0_CS_L1 Y22
MA0_CS_L0 T19
MA0_ODT1 V20
MA0_ODT0 U19
MA_CAS_L U20
MA_WE_L U21
MA_RAS_L T20
MA_BANK2 K22
MA_BANK1 R20
MA_BANK0 T22
MA_CKE1 J20
MA_CKE0 J21
MA_ADD15 K19 M A A15
MA_ADD14 K20 M A A14
MA_ADD13 V24 M A A13
MA_ADD12 V24 M A A12
MA_ADD11 L20 M A A11
MA_ADD10 R19 M A A10
MA_ADD9 L19 M A A9
MA_ADD8 L22 M A A8
MA_ADD7 L21 M A A7
MA_ADD6 M19 M A A6
MA_ADD5 M20 M A A5
MA_ADD4 M24 M A A4
MA_ADD3 M22 M A A3
MA_ADD2 N22 M A A2
MA_ADD1 N21 M A A1
MA_ADD0 R21 M A A0
MA_DQS_H7 W12 M A DQS7
MA_DQS_L7 W13 M A DQS#7
MA_DQS_H6 Y15 M A DQS6
MA_DQS_L6 W15 M A DQS#6
MA_DQS_H5 AB19 M A DQS5
MA_DQS_L5 AB20 M A DQS#5
MA_DQS_H4 AD23 M A DQS4
MA_DQS_L4 AC23 M A DQS#4
MA_DQS_H3 G22 M A DQS3
MA_DQS_L3 G21 M A DQS#3
MA_DQS_H2 C22 M A DQS2
MA_DQS_L2 C21 M A DQS#2
MA_DQS_H1 G16 M A DQS1
MA_DQS_L1 G15 M A DQS#1
MA_DQS_H0 G13 M A DQS0
MA_DQS_L0 H13 M A DQS#0
MA_DM7 Y13 M A DM7
MA_DM6 AB16 M A DM6
MA_DM5 Y19 M A DM5
MA_DM4 AC24 M A DM4
MA_DM3 F24 M A DM3
MA_DM2 E19 M A DM2
MA_DM1 C15 M A DM1
MA_DM0 E12 M A DM0

MEMORY
INTERFACE

M_A_CLK_DDR2 9
M_A_CLK_DDR2# 9
M_A_CLK_DDR1 9
M_A_CLK_DDR1# 9

M_A_CS3# 8.9
M_A_CS2# 8.9
M_A_CS1# 8.9
M_A_CS0# 8.9

M_A_ODT1 8.9
M_A_ODT0 8.9

M_A_CAS# 8.9
M_A_WE# 8.9
M_A_RAS# 8.9

M_A_BS#2 8.9
M_A_BS#1 8.9
M_A_BS#0 8.9

M_A_CKE1 8.9
M_A_CKE0 8.9

>>> M_A_A[15.0] 8.9

>>> M_A_DQS[7.0] 9

>>> M_A_DQS#[7.0] 9

>>> M_A_DM[7.0] 9

9 M_B_DQ[63.0]

<< >>

M_B_DQ63-AD11
M_B_DQ62-AE11
M_B_DQ61-AE14
M_B_DQ60-AE14
M_B_DQ59-Y11
M_B_DQ58-AB11
M_B_DQ57-AC12
M_B_DQ56-AE13
M_B_DQ55-AE15
M_B_DQ54-AE16
M_B_DQ53-AC18
M_B_DQ52-AE19
M_B_DQ51-AD14
M_B_DQ50-AC14
M_B_DQ49-AE18
M_B_DQ48-AD18
M_B_DQ47-AD20
M_B_DQ46-AC20
M_B_DQ45-AE23
M_B_DQ44-AE24
M_B_DQ43-AE24
M_B_DQ42-AE20
M_B_DQ41-AD22
M_B_DQ40-AC22
M_B_DQ39-AE26
M_B_DQ38-AD26
M_B_DQ37-AA25
M_B_DQ36-AA26
M_B_DQ35-AE24
M_B_DQ34-AD24
M_B_DQ33-AA23
M_B_DQ32-AA24
M_B_DQ31-G24
M_B_DQ30-G23
M_B_DQ29-D26
M_B_DQ28-C26
M_B_DQ27-G26
M_B_DQ26-G25
M_B_DQ25-F24
M_B_DQ24-E23
M_B_DQ23-C24
M_B_DQ22-B24
M_B_DQ21-C20
M_B_DQ20-B20
M_B_DQ19-C25
M_B_DQ18-D24
M_B_DQ17-A21
M_B_DQ16-D20
M_B_DQ15-C18
M_B_DQ14-C18
M_B_DQ13-D14
M_B_DQ12-C14
M_B_DQ11-A20
M_B_DQ10-A19
M_B_DQ09-A16
M_B_DQ08-A15
M_B_DQ07-A13
M_B_DQ06-D12
M_B_DQ05-E11
M_B_DQ04-G11
M_B_DQ03-B14
M_B_DQ02-A14
M_B_DQ01-A11
M_B_DQ00-C11

U48C

MB_DATA63
MB_DATA62
MB_DATA61
MB_DATA60
MB_DATA59
MB_DATA58
MB_DATA57
MB_DATA56
MB_DATA55
MB_DATA54
MB_DATA53
MB_DATA52
MB_DATA51
MB_DATA50
MB_DATA49
MB_DATA48
MB_DATA47
MB_DATA46
MB_DATA45
MB_DATA44
MB_DATA43
MB_DATA42
MB_DATA41
MB_DATA40
MB_DATA39
MB_DATA38
MB_DATA37
MB_DATA36
MB_DATA35
MB_DATA34
MB_DATA33
MB_DATA32
MB_DATA31
MB_DATA30
MB_DATA29
MB_DATA28
MB_DATA27
MB_DATA26
MB_DATA25
MB_DATA24
MB_DATA23
MB_DATA22
MB_DATA21
MB_DATA20
MB_DATA19
MB_DATA18
MB_DATA17
MB_DATA16
MB_DATA15
MB_DATA14
MB_DATA13
MB_DATA12
MB_DATA11
MB_DATA10
MB_DATA9
MB_DATA8
MB_DATA7
MB_DATA6
MB_DATA5
MB_DATA4
MB_DATA3
MB_DATA2
MB_DATA1
MB_DM0

MEMORY
INTERFACE

M_B_CLK_DDR2 9
M_B_CLK_DDR2# 9
M_B_CLK_DDR1 9
M_B_CLK_DDR1# 9

M_B_CS3# 8.9
M_B_CS2# 8.9
M_B_CS1# 8.9
M_B_CS0# 8.9

M_B_ODT1 8.9
M_B_ODT0 8.9

M_B_CAS# 8.9
M_B_WE# 8.9
M_B_RAS# 8.9

M_B_BS#2 8.9
M_B_BS#1 8.9
M_B_BS#0 8.9

M_B_CKE1 8.9
M_B_CKE0 8.9

>>> M_B_A[15.0] 8.9

>>> M_B_DQS[7.0] 9


>>> M_B_DQS#[7.0] 9

>>> M_B_DM[7.0] 9

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU(2/4)_DDR2
Size	Document Number	Rev	
A3	Pomona/Textcoco	1	
Date:	Thursday, March 29, 2007	Sheet	5 of 49



PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

009V_S3

Diagram showing parallel termination for M.A. and M.B. signals. Components include resistors (RN13, RN9, RN5, RN1, RN2, RN10, RN7, RN4, RN8, RN12, RN11, RN6, RN15, RN16, RN17, RN3) and capacitors (C178, C92, C141, C177, C98, C175, C179, C75, C104, C176, C95, C94, C138, C99, C149, C147, C87, C181, C172, C84, C126, C142, C163, C143, C125, C506, C498, C502, C486, C495, C497, C493, C491, C482, C512, C501, C119, C148, C118, C171, C117, C133, C111, C135, C161, C163, C124, C139, C165, C121, C136, C168, C180, C151). Signals are labeled M.A. A4, M.A. A6, M.A. A11, M.A. A1, M.A. A5, M.A. A3, M.A. ODT1, M.A. WE#, M.A. BS#0, M.A. CS1#, M.A. CAS#, M.B. BS#2, M.B. CKED, M.B. A8, M.B. A9, M.B. A12, M.B. CS2#, M.B. A10, M.B. A1, M.B. A5, M.B. A3, M.A. CS0#, M.A. A13, M.A. ODT0, M.A. CS3#, M.A. A2, M.A. A0, M.A. BS#1, M.A. RAS#, M.A. A12, M.A. BS#2, M.A. CS2#, M.A. CKED, M.A. A15, M.A. A7, M.A. A14, M.B. A13, M.B. BS#1, M.B. CS3#, M.B. ODT0, M.B. ODT1, M.B. CKE1, M.B. A15, M.B. A14, M.B. A11.

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor

009V_S3

Diagram showing decoupling capacitors (C178, C92, C141, C177, C98, C175, C179, C75, C104, C176, C95, C94, C138, C99, C149, C147, C87, C181, C172, C84, C126, C142, C163, C143, C125, C506, C498, C502, C486, C495, C497, C493, C491, C482, C512, C501, C119, C148, C118, C171, C117, C133, C111, C135, C161, C163, C124, C139, C165, C121, C136, C168, C180, C151) for power planes (009V_S3, 1D8V_S3).

Place these Caps near DM1

Place these Caps near DM2

Cross Moat Cap

Place these Caps near PARALLEL TERMINATION

009V_S3

1D8V_S3


UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR DAMPING & TERMINATION

Size A3 Document Number **Pomona/Textcoco** Rev 1

Date: Thursday, March 29, 2007 Sheet 8 of 49

[illegible]

PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

009V_S3

Diagram showing parallel termination for M.A. and M.B. signals. Components include resistors (RN13, RN9, RN5, RN1, RN2, RN10, RN7, RN4, RN8, RN12, RN11, RN6, RN15, RN16, RN17, RN3) and capacitors (C178, C92, C141, C177, C98, C175, C179, C75, C104, C176, C95, C94, C138, C99, C149, C147, C87, C181, C172, C84, C126, C142, C163, C143, C125, C506, C498, C502, C486, C495, C497, C493, C491, C482, C512, C501, C119, C148, C118, C171, C117, C133, C111, C135, C161, C163, C124, C139, C165, C121, C136, C168, C180, C151). Signals are labeled M.A. A4, M.A. A6, M.A. A11, M.A. A1, M.A. A5, M.A. A3, M.A. ODT1, M.A. WE#, M.A. BS#0, M.A. CS1#, M.A. CAS#, M.B. BS#2, M.B. CKED, M.B. A8, M.B. A9, M.B. A12, M.B. CS2#, M.B. A10, M.B. A1, M.B. A5, M.B. A3, M.A. CS0#, M.A. A13, M.A. ODT0, M.A. CS3#, M.A. A2, M.A. A0, M.A. BS#1, M.A. RAS#, M.A. A12, M.A. BS#2, M.A. CS2#, M.A. CKED, M.A. A15, M.A. A7, M.A. A14, M.B. A13, M.B. BS#1, M.B. CS3#, M.B. ODT0, M.B. ODT1, M.B. CKE1.

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor

009V_S3

Diagram showing decoupling capacitors (C178, C92, C141, C177, C98, C175, C179, C75, C104, C176, C95, C94, C138, C99, C149, C147, C87, C181, C172, C84, C126, C142, C163, C143, C125, C506, C498, C502, C486, C495, C497, C493, C491, C482, C512, C501, C119, C148, C118, C171, C117, C133, C111, C135, C161, C163, C124, C139, C165, C121, C136, C168, C180, C151) for power(0.9V) and pull-up resistor.

Place these Caps near DM1

1D8V_S3

Diagram showing decoupling capacitors (C126, C142, C163, C143, C125, C506, C498, C502) for DM1.

Place these Caps near DM2

1D8V_S3

Diagram showing decoupling capacitors (C486, C495, C497, C493, C491, C482, C512, C501) for DM2.

Cross Moat Cap

1D8V_S3

Diagram showing a cross moat capacitor (C482, C512, C501) for DM2.

Place these Caps near PARALLEL TERMINATION

009V_S3

Diagram showing decoupling capacitors (C119, C148, C118, C171, C117, C133, C111, C135, C161, C163, C124, C139, C165, C121, C136, C168, C180, C151) for parallel termination.

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR DAMPING & TERMINATION**

Size A3 Document Number: **Pomona/Textcoco** Rev 1

Date: Thursday, March 29, 2007 Sheet 8 of 49

PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

0D9V_S3

1 2 3 4 5 6 7 8

RN13

M_A A4

M_A A6

M_A A11

SRN47J-4GP

1 2 3 4 5 6 7 8

RN9

M_A A1

M_A A5

M_A A3

SRN47J-4GP

1 2 3 4 5 6 7 8

RN5

M_A ODT1 5.9

M_A WE# 5.9

M_A BS#0 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN1

M_A CS1# 5.9

M_A CAS# 5.9

M_B BS#2 5.9

M_B CK#0 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN2

M_B A8

M_B A9

M_B A12

M_B CS#2 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN10

M_B A8

M_B A9

M_B A12

M_B CS#2 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN7

M_B A10

M_B A1

M_B A5

M_B A3

SRN47J-4GP

1 2 3 4 5 6 7 8

RN4

M_A CS0# 5.9

M_A A13 5.9

M_A ODT0 5.9

M_A CS3# 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN8

M_A A2

M_A A0 5.9

M_A BS#1 5.9

M_A RAS# 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN12

M_A A8

M_A A9

M_B BS#1 5.9

M_B RAS# 5.9

M_B CS0# 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN16

M_A A12

M_A BS#2 5.9

M_A CS#2 5.9

M_A CK#0 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN17

M_A A15

M_A A7

M_A CK#1 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN3

M_B A13

M_B ODT0 5.9

M_B CS#3 5.9

M_B ODT1 5.9

SRN47J-4GP

1 2 3 4 5 6 7 8

RN15

M_B A15

M_B A14

M_B A11

M_B CK#1 5.9

SRN47J-4GP

0D9V_S3

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor

0D9V_S3

C178

C92

C141

C177

C98

C175

C179

C75

C104

C176

C95

C94

C138

C99

C149

C147

C87

C181

C172

C84

C496

C495

C497

C493

C491

C486

C492

C494

C490

C498

C506

C502

C126

C142

C163

C143

C125

C482

C512

C501

C119

C148

C118

C171

C117

C133

C111

C135

C161

C163

C124

C139

C165

C121

C136

C168

C180

C151

1D8V_S3

1D8V_S3

Place these Caps near DM1

Place these Caps near DM2

Cross Moat Cap

Place these Caps near PARALLEL TERMINATION

UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


DDR DAMPING & TERMINATION

Size A3 Document Number

Pomona/Textcoco

Rev 1

Date: Thursday, March 29, 2007 Sheet 8 of 49

[illegible]

PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor

Place these Caps near DM1

Place these Caps near DM2

Cross Moat Cap

Place these Caps near PARALLEL TERMINATION

緯創資通 Wistron Corporation		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.	
Title	DDR DAMPING & TERMINATION		
Size A3	Document Number	Pomona/Texcoco	Rev 1
Date:	Thursday, March 29, 2007	Sheet	8 of 49

PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor

Place these Caps near DM1

Place these Caps near DM2


Cross Moat Cap

Place these Caps near PARALLEL TERMINATION

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR DAMPING & TERMINATION		
Title	Document Number	Rev
	Pomona/Textcoco	1
Date: Thursday, March 29, 2007	Sheet 8 of 49	



CPU TO NB

4 CPUCADOUT[15..0] >>>
4 CPUCADOUTJ[15..0] >>>

CPUCADOUT15	R19	HT_RXCAD15P
CPUCADOUT15	R18	HT_RXCAD15N
CPUCADOUT14	R21	HT_RXCAD14P
CPUCADOUT14	R22	HT_RXCAD14N
CPUCADOUT13	U22	HT_RXCAD13P
CPUCADOUT13	U21	HT_RXCAD13N
CPUCADOUT12	U18	HT_RXCAD12P
CPUCADOUT12	U19	HT_RXCAD12N
CPUCADOUT11	W19	HT_RXCAD11P
CPUCADOUT11	W20	HT_RXCAD11N
CPUCADOUT10	AC21	HT_RXCAD10P
CPUCADOUT10	AB22	HT_RXCAD10N
CPUCADOUT9	AB20	HT_RXCAD9P
CPUCADOUT9	AA20	HT_RXCAD9N
CPUCADOUT8	AA19	HT_RXCAD8P
CPUCADOUT8	Y19	HT_RXCAD8N
CPUCADOUT7	T24	HT_RXCAD7P
CPUCADOUT7	R25	HT_RXCAD7N
CPUCADOUT6	U25	HT_RXCAD6P
CPUCADOUT5	V23	HT_RXCAD5P
CPUCADOUT5	U23	HT_RXCAD5N
CPUCADOUT4	V24	HT_RXCAD4P
CPUCADOUT4	V25	HT_RXCAD4N
CPUCADOUT3	AA24	HT_RXCAD3P
CPUCADOUT3	AA25	HT_RXCAD3N
CPUCADOUT2	AB23	HT_RXCAD2P
CPUCADOUT2	AA23	HT_RXCAD2N
CPUCADOUT1	AB24	HT_RXCAD1P
CPUCADOUT1	AB25	HT_RXCAD1N
CPUCADOUT0	AC24	HT_RXCAD0P
CPUCADOUT0	AC25	HT_RXCAD0N

4 CPUHTTCLKOUT1 >>> CPUHTTCLKOUTJ1 >>>
4 CPUHTTCLKOUTJ1 >>> HT_RXCLK1P
HT_RXCLK1N4 CPUHTTCLKOUT0 >>> CPUHTTCLKOUTJ0 >>>
4 CPUHTTCLKOUTJ0 >>> HT_RXCLK0P
HT_RXCLK0N4 CPUHTTCTLOUT0 >>> CPUHTTCTLOUTJ0 >>>
4 CPUHTTCTLOUTJ0 >>> HT_RXCTLN
HT_RXCTLPVDDHT_PKG 1 2 3 4 HT_RXCALP A24 HT_RXCALP A24
HT_RXCALN C24 HT_RXCALN C24RN18 SRN4909F-GP
Close to NB ball

U51A 1 of 5

HYPER TRANSPORT CPU
I/F

RS690M-GP

71.RS690.M01

NB TO CPU

P21	NB0CADOUT15
P22	NB0CADOUT15
P18	NB0CADOUT14
P19	NB0CADOUT14
M22	NB0CADOUT13
M21	NB0CADOUT13
M18	NB0CADOUT12
M19	NB0CADOUT12
L18	NB0CADOUT11
L19	NB0CADOUT11
G22	NB0CADOUT10
G21	NB0CADOUT10
J20	NB0CADOUT9
J21	NB0CADOUT9
F21	NB0CADOUT8
F22	NB0CADOUT8
N24	NB0CADOUT7
N25	NB0CADOUT7
L25	NB0CADOUT6
M24	NB0CADOUT6
K25	NB0CADOUT5
K24	NB0CADOUT5
J23	NB0CADOUT4
J23	NB0CADOUT4
G25	NB0CADOUT3
H24	NB0CADOUT3
E25	NB0CADOUT2
F24	NB0CADOUT2
E23	NB0CADOUT1
E23	NB0CADOUT1
E24	NB0CADOUT0
E24	NB0CADOUT0
E25	NB0CADOUT0

HT_TXCAD15P	HT_TXCAD15N
HT_TXCAD14P	HT_TXCAD14N
HT_TXCAD13P	HT_TXCAD13N
HT_TXCAD12P	HT_TXCAD12N
HT_TXCAD11P	HT_TXCAD11N
HT_TXCAD10P	HT_TXCAD10N
HT_TXCAD9P	HT_TXCAD9N
HT_TXCAD8P	HT_TXCAD8N
HT_TXCAD7P	HT_TXCAD7N
HT_TXCAD6P	HT_TXCAD6N
HT_TXCAD5P	HT_TXCAD5N
HT_TXCAD4P	HT_TXCAD4N
HT_TXCAD3P	HT_TXCAD3N
HT_TXCAD2P	HT_TXCAD2N
HT_TXCAD1P	HT_TXCAD1N
HT_TXCAD0P	HT_TXCAD0N

L21 NB0HTTCLKOUT1 >>> NB0HTTCLKOUTJ1 >>>
L22 NB0HTTCLKOUTJ1 >>> NB0HTTCLKOUTJ1 4
NB0HTTCLKOUTJ1 4J24 NB0HTTCLKOUT0 >>> NB0HTTCLKOUTJ0 >>>
J25 NB0HTTCLKOUTJ0 >>> NB0HTTCLKOUTJ0 4
NB0HTTCLKOUTJ0 4N23 NB0HTTCTLOUT >>> NB0HTTCTLOUTJ >>>
P23 NB0HTTCTLOUTJ >>> NB0HTTCTLOUTJ 4
NB0HTTCTLOUTJ 4C25 HT_TXCALP R92
D24 HT_TXCALN 100R2F-LJ-GP-U

Close to NB ball

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NB-RS690M HT

Size

Document Number

Pomona/Texcoco

Rev

1

Date: Thursday, March 29, 2007

Sheet 10 of 49

16 PEG_RXN[15..0] >>>
16 PEG_RXP[15..0] >>>

>>> PEG_TXN[15..0] 16
>>> PEG_TXP[15..0] 16

A-LINK

NEWCARD

A-LINK

U518 2 of 5

PCIE I/F
GFX

PCIE I/F GPP


PCIE I/F SB


71.RS690.M01

Close to NB ball





UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NB-RS690M MEM/PCIE LINK I/F			
Size	Document Number	Rev	
A3		1	
Date: Thursday, March 29, 2007			
Sheet		11	of 49







LCD/INVERTER CONN




CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz




SB Hsync & Vsync level shift




DDC_CLK & DATA level shift




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT/TV Connector			
Size	Document Number	Rev	
Pomona/Textcoco		1	
Date: Thursday, March 29, 2007	Sheet 15	of 49	




Place these components close to U13 and use ground guard for 32K_X1 and 32K_X2.



SB



SB



A_RST









SB600 asserts PLTRST# to reset devices on the platform.

P/H 10K?













12 ALLOW_LDTSTOP

6 LDT_RST#

Secondary PCI Bus reset signal.






U16A 1 of 4







PCI EXPRESS INTERFACE


PCI INTERFACE



The diagram illustrates the internal connections of the SATA controller and its interface with the SB600-GP. Key components and connections include:

- SATA Controller (SCD01U50V2KX-1GP):** The controller is shown with various pins and internal components like capacitors (C305, C306, C746, C747, C304, C303, C452, C449) and resistors (R430, R445).
- SATA Interface:** The controller is connected to the SATA_X1, SATA_X2, and SATA_CAL pins. The SATA_X1 and SATA_X2 pins are connected to the SATA_X1 and SATA_X2 pins of the SB600-GP. The SATA_CAL pin is connected to the SATA_CAL pin of the SB600-GP.
- SATA_LED#:** The SATA_LED# pin (35) is connected to the SATA_LED# pin of the SB600-GP.
- Power and Ground:** The controller is connected to 3D3V_S0 and 3D3V_S1 pins. The SATA_LED# pin is connected to ground.
- SB600-GP:** The SB600-GP is shown with various pins and internal components like capacitors (C305, C306, C746, C747, C304, C303, C452, C449) and resistors (R430, R445).





PCI_CLK4
PCI_CLK6
PCI_CLK0
PCI_CLK1

21 AC_SDATAOUT
18.33 PCLK_KBC
18 CLK33 LPCROM
18.33 PCI_CLK0
18.27 PCLK_PCM

REQUIRED SYSTEM STRAPS

SB600					
	AC_SDOUT	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4		

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

DEBUG STRAPS

	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW				USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SB600 STRAPPING PIN

Size

A3

Document Number

Pomona/Texcoco





Rev

1


Date: Thursday, March 29, 2007

Sheet 22 of 49

SATA HD Connector





ODD Connector




UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size Document Number	
Date: Thursday, March 29, 2007	
Sheet 23 of 49	
Rev 1	







BLUETOOTH MODULE



EC21 put near BLUE1 / all USB put one choke near connector by EMI request


MDC 1.5 CONN



SC

UMA			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB / MDC / BLUETOOTH			
Size	Document Number		Rev
Pomona/Textcoco			1
Date	Thursday, March 29, 2007	Sheet 24 of 49	


LAN Connector




LAN Link: Green(A3), behavior is the same for 10/100/1000 bits

LAN Data: Yellow(B2), when LAN is transferring data.


For EMI



-1



SC CHANGE 69.10106.021 TO 69.10106.011




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except
RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC TIP.DOC RING.TIP.RING:

W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



LIMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


LAN Connector


Size	Document Number
------	-----------------

A3 **Pomona/Texcoco**

Date: Thursday, March 29, 2007 Sheet 26 of 49

CLOSE TO
TRANSFORMER










UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
OZ711SP1 (2 of 2)		
Size	Document Number	Rev
	Pomona/Textcoco	1
Date: Thursday, March 29, 2007	Sheet 28 of 49	E

PCMCIA Socket

**Cardbus I/F**

1394 Connector





XD
 MS / MS PRO
 SD / SD IO / MMC

UMA 		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title _____ PCMCIA / 1394 / CARD READER			
Size _____	Document Number _____	Rev 1	
Pomona/Textcoco Date: Thursday, March 29, 2007		Sheet 29 of 49	

CHECK /POWER PIN









SB





Place near MINIC1

Title			
MINI CARD / NEW CARD			
Size	Document Number		Rev
	Pomona/Textcoco		1
Date: Thursday, March 29, 2007	Sheet	30	of 49


AUDIO OP AMPLIFIER













Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46







Run Power Switch



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

PWR CTL LOGIC / PWR PLANE

Size

Document Number	
-----------------	--


Pomona/Texcoco

Rev


Date: Thursday, March 29, 2007

Sheet 38 of 49

CPU_CORE
ISL6264CRZ



TI TPS51120
3D3V/5V



2D5V_S0




APL5913

1D8V_S5




APL5332KAC-TRLGP


Adapter




Charger_ISL6255




TI TPS51116
1.8V / 0.9V



ISL6268_1D2V



ISL6268_VGA_CORE




UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Power Block Diagram		
Size A3	Document Number	Rev 1
Pomona/Texcoco		
Date: Thursday, March 29, 2007		

Sheet 39 of 49

Aux Power 3D3V_AUX_S5

Aux Power 3D3V_AUX_S5




SB modify


UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
3D3V AUX			
Size	Document Number		Rev
A3	Pomona/Textcoco		1
Date:	Thursday, March 29, 2007	Sheet 40 of 49	



TABLE 1. VOLTAGE IDENTIFICATION CODES


VID5	VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.575
0	0	0	0	1	0	1.500
0	0	0	0	1	1	1.425
0	0	0	1	0	0	1.450
0	0	0	1	0	1	1.425
0	0	0	1	1	0	1.400
0	0	0	1	1	1	1.375
0	0	1	0	0	0	1.350
0	0	1	0	0	1	1.325
0	0	1	0	1	0	1.300
0	0	1	0	1	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	0	1	1.225
0	0	1	1	1	0	1.200
0	0	1	1	1	1	1.175
0	1	0	0	0	0	1.150
0	1	0	0	0	1	1.125
0	1	0	0	1	0	1.100
0	1	0	0	1	1	1.075
0	1	0	1	0	0	1.050
0	1	0	1	0	1	1.025
0	1	0	1	1	0	1.000
0	1	0	1	1	1	0.975
0	1	1	0	0	0	0.950
0	1	1	0	0	1	0.925
0	1	1	0	1	0	0.900
0	1	1	0	1	1	0.875
0	1	1	1	0	0	0.850
0	1	1	1	0	1	0.825
0	1	1	1	1	0	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.750
1	0	0	0	0	1	0.7375
1	0	0	0	1	0	0.725
1	0	0	1	0	0	0.7125
1	0	0	1	0	1	0.700
1	0	1	0	0	0	0.6875
1	0	1	0	0	1	0.675
1	0	1	0	1	0	0.6625
1	0	1	0	1	1	0.650
1	0	1	1	0	0	0.6375
1	0	1	1	0	1	0.625
1	0	1	1	1	0	0.6125
1	0	1	1	1	1	0.600
1	1	0	0	0	0	0.5875
1	1	0	0	0	1	0.575
1	1	0	0	1	0	0.5625
1	1	0	0	1	1	0.550
1	1	0	1	0	0	0.5375
1	1	0	1	0	1	0.525
1	1	0	1	1	0	0.5125
1	1	0	1	1	1	0.500
1	1	1	0	0	0	0.4875
1	1	1	0	0	1	0.475
1	1	1	0	1	0	0.4625
1	1	1	0	1	1	0.450
1	1	1	1	0	0	0.4375
1	1	1	1	0	1	0.425
1	1	1	1	1	0	0.4125
1	1	1	1	1	1	0.400





VCC_CORE_S0





3D3V: (-5%, 3.135V)=> Dummy R531,mount R1045, modify R1525=5K67ohm,R1053=10Kohm.
(+5%, 3.465V)=> Dummy R1045,mount R531, modify R1525=0K5ohm,R1053=10Kohm.

For reliability Test!

Id=9.2A
Qg=9-12nC,
Rdson=17.4-22mohm

Iomax=6A
OCP>12A


Nippon
Chem1-Con
Al Cap.
6D3V, F61
ESR=10mohm

Kemet 220uF
6D3V, V Size
ESR=25mohm

Maximum current:5A
If LIR=0.35
ΔI=5x0.35=1.75A
Vin=20V;Fsw=500K
L-2.2uH

OCP:5x2=10A
Iocp=10-(1.75/2)~9.125A
Vth=9.125A*24mOhm=219mV
R(ILim)=(219mV*10)/5uA
~438K--->442K

緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ISL6236 5V 3D3V			
Size	Document Number	Pomona/Textcoco	
A3		Rev 1	
Date:	Thursday, April 19, 2007	Sheet	44 of 49



-1M

Id=9.6A
Qg=18-nC,
Rdson=13.5-16.5mohm


SB_20061221

-1M

1D8V Iomax=8A
OCP>16A

Voutsetting=1.8046V

SC remove TC19
Nippon Chemi-Con
Al Cap.
390uF/2D5V
ESR=15mohm



PH at 2D5V Power Page

PH at CPU Power Page

Vout=0.758V*(R1+R2)/R2

SC


-1M

SB_20061221

-1M

1D2V Iomax=8A
OCP>16A

Voutsetting=1.2047V




Id=9.2A
Qg=9-12nC,
Rdson=17.4-22mohm

Id=9.6A
Qg=18-nC,
Rdson=13.5-16.5mohm

SB


RX

UMA



Vtrip(mV)=Rtrip(Kohm)*10(uA)
Iocp=(Vtrip/Rdson)+((1/(2*L*f))*((Vin-Vout)*Vout)/Vin))

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2




STRP_DATA	1D2V(VCC_NB)
0	1.0
1	1.2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V 1D2V**

Size A3 Document Number: **Pomona/Textcoco** Rev **1**

Date: Thursday, March 29, 2007 Sheet 45 of 49




Cell voltage	CHG_BCTL1	CHG_BCTL0
4.10V/cell	L	H
4.20V/cell	H	L
4.35V/cell	L	L


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CHARGER ISL6225			
Size A3	Document Number	Rev	
	Pomona/Texcoco	1	
Date:	Thursday, March 29, 2007	Sheet 46 of 49	

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR






-1 EMI REQUEST

SC NEED CHANGE TO 83.00018.0AF















SC

UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AD/BATT CONN			
Size A3	Document Number	Pomona/Textcoco	Rev 1
Date: Thursday, March 29, 2007		Sheet 47 of	49



-1 EMI REQUSET



孔徑要變更

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size

Document Number

Rev

1

Date: Thursday, March 29, 2007

Sheet 48 of 49

PAGE3 DY RN21-24,RN34-RN36,R132,9LPR462AGLF INTERNAL P/D.
PAGE3 CHANGE X2,C307,C311 BY KDS SUGGESTION
PAGE14 ADD F2 BETWEEN DCBATOUT AND LCD CONN.
PAGE14 CHANGE LED2 TO DUAL COLOR LED FOR POWER LED AND STANDBY LED
PAGE14 CHANGE LED4 TO DUAL COLOR LED FOR CHARGER LED AND DC BATFULL LED
PAGE15 CHANGE C477,480,487 TO 15P FROM DY FOR SOLVE SIV ISSUE,DIS ONLY
PAGE15 CHANGE C477,480,487 TO 15P FROM DY FOR SOLVE SIV ISSUE,DIS ONLY
PAGE15 CHANGE C479,483,490 TO 15P FROM 6.8P FOR SOLVE SIV ISSUE.DIS ONLY;UMA WILL KEEP 6.8P
PAGE18 CHANGE X1,C259,C270 BY KDS SUGGESTION
PAGE19 CHANGE X5,C655,C656 BY KDS SUGGESTION
PAGE19 PSW CLK# P/U 10K TO 3D3V S5
PAGE21 CHANGE R101 TO DY FOR ECSWI#_KBC AND CHANGE TO R531 THAT CONNECT TO USB_OC6#(GEVENT6#)
PAGE23 CHANGE SATA1 CONN.
PAGE23 CHANGE ODD1 CONN.
PAGE24 CHANGE R27 TO 10R FOR SOLVE ACZ_SDATAIN1 OF SIV FAIL ITEM
PAGE25 CHANGE X4,C471,C472 BY KDS SUGGESTION
PAGE26 CHANGE RJ1 CONN.AND LAN ACT_LED# TO B2 FROM A1,10M/100M/1G_LED# FROM B2 TO A3
PAGE26 CHANGE LAN ACT_LED# TO B2 FROM A1
PAGE26 CHANGE 10M/100M/1G_LED# FROM B2 TO A3
PAGE28 CHANGE C391,C689 TO 6.8P BY KDS SUGGESTION
PAGE30 CHANGE NEW1 CONN.
PAGE30 CHANGE MINIC1 CONN.
PAGE30 ADD R537 AND SET TO DY
PAGE31 CHANGE R215 TO 27R FOR SOLVE ACZ_SDATAIN0 OF SIV FAIL ITEM
PAGE31 ADD R536 OR AND SET INTERNAL_MIC TO LEFT CHANNEL,DY R224,D17 AND ADD D36
PAGE31 SET C391 TO DY FOR POP SOUND
PAGE31 CHANGE R247 TO 10K;R236 TO 6.8K;R248 TO DY;249 TO STUFF FOR SET GAIN TO 1.2W
PAGE31 CHANGE R238,239,242,243 TO 0R
PAGE31 CHANGE R223 TO STUFF
PAGE31 CHANGE INTMIC1 CONN.
PAGE31 CHANGE SPKR1 CONN.
PAGE33 ADD D35 BETWEEN KBC AND PM_PWRBTN#
PAGE33 DY R197 AND STUFF R193 FOR SET PCB VER. TO 001
PAGE33 CHANGE X3,C337,C341 BY KDS SUGGESTION
PAGE34 Add serial resistor 150 Ohm and Bypass Cap 4.7P on SPI_CLK(Close to KBC)
Add serial resistor 150 Ohm on SPI_D0(Close to KBC)
Add serial resistor 150 Ohm on SPI_DI(Close to SPI_Flash)
PAGE33 CHANGE WLAN1,BLUE2 CONN.
PAGE37 SET R453 TO DY
PAGE38 ADD C750

-1

- 1.Change U19 ATIGLCK3 to SRCCLK3.PAGE3
- 2.Change U19 ATIGLCK2 to SRCCLK1.PAGE3
- 3.Add CLK14 SIO of U19;PIN62 FOR Super I/O.PAGE3
- 4.Change THERMTRIP# TO KBC GPIO4.PAGE6
- 5.Change LDT_RST#;LDT_STP#;SB_CPUPWRGD P/L resistor to 680 ohms by AMD recomment.PAGE6
- 6.Adjust current limit resistor for FRONT_PWRLED.R1113 change to 68 ohms.PAGE14
- 7.Adjust current limit resistor for BT_LED.R251 change to 390 ohms.PAGE14
- 8.Adjust current limit resistor for DC_BATFULL_LED.R1116 change to 68 ohms.PAGE14
- 9.Add R1093 P/H 10K ohms TO 3D3V_S0 for slove WLAN_LED light leak in dos mode.PAGE14
- 10.Remove damping resistor of TMDS signal.PAGE16
- 11.Remove bridge resistor of TMDS signal.PAGE17
- 12.Change FP_DETECT TO KBC GPIO27.PAGE19
- 13.Change USB7 from PORT7 to PORT1 of U19.PAGE21
- 14.Change PCB_VER0/1 form KBC to GPIO4/5 of U19.PAGE21
- 15.Add ESD diode D38-D45 for USB signal.PAGE23
- 16.Add damping resistor 22 ohms and P/L CAP 22P for SD_CLK for EMI.PAGE27
- 17.Add P/L CAP 33P for SD/MMC_D0-D3 for EMI.PAGE29
- 18.Dummy R1062,R1058 and mount R1061 for MINICARD.PAGE30
- 19.Remove MIC array design.PAGE31
- 20.Add ESD diode EC523-526 for internal speaker.PAGE32
- 21.Add AD_DIFF on GPIO10 for separate 65W/90W adapter.PAGE33
- 22.Change KBC_MATRIX0# P/H to 3D3V_AUX_S5.PAGE33
- 23.Add SUPER IO circuit U76 for FIR function.PAGE33
- 24.BLON_OUT and BRIGHTNESS P/L cap close to KBC.PAGE33
- 25.Add R1089 to set BLON timing.PAGE33
- 26.Add U77 T8 shutdown circuit FOR U19(SB600).PAGE36
- 28.Change KBC_THERMTRIP# to KBC GPIO4.PAGE36
- 29.Change value of R25.R26 and mount R17 to modify SUSTAND_LOAD_LINE to meet AMD spec.PAGE42
- 30.Add AD_DIFF for separate 65W/90W adapter.PAGE46
- 31.Add D46 and modify resistor value of R1111,R1112,R121,C294,C308 by vendor recomment.PAGE46

UMA			
Title			
<Title>			
Size			
A3	Document Number		Rev
	<Doc>		1
Date:		Thursday, March 29, 2007	Sheet 49 of 49