

Model : X72IA6

Intel Yonah CPU + 945PM / ICH7-M Chipset


PG01 INDEX
PG02 SYSTEM BLOCK DIAGRAM
PG03 POWER DIAGRAM & SEQUENCE
PG04 GPIO & POWER CONSUMPTION
PG05 CPU YONAH-1/2
PG06 CPU YONAH-2/2
PG07 CLOCK GEN ICS9LPR310
PG08 NB Calistoga Host-1/5
PG09 NB Calistoga DDRCLK_VGA_PCIEXPR-2/5
PG10 NB Calistoga DDR_MEM SYSTEM-3/5
PG11 NB Calistoga POWER-4/5
PG12 NB Calistoga VSS_NCTF-5/5
PG13 DDR2 CHANNELA,B
PG14 DDR2 Terminate/SMP/DC-IN
PG15 PWR S/W& LCD/INVERTOR/CRT/TV
PG16 SB ICH-7M CPU/SATA/IDE-1/3
PG17 SB ICH-7M I/O/GPIO/SYS-2/3
PG18 SB ICH-7M Power-3/3

PG19 HDD/CD-ROM CON
PG20 Wireless/New Card/EMI
PG21 I/O Port CON
PG22 Audio PWR/FAN CTL
PG23 GIGA LAN
PG24 IEEE1394A TSB43AB22A
PG25 EC IT8510E/BIOS/TP CON
PG26 VGA MXM CON
PG27 CPU CORE
PG28 1.05V/1.5V/1.8V/2.5V/0.9V
PG29 +3.3VA/+5VA/+12VA
PG30 VCC SW/+1.05VS/+1.5VS
PG31 BATT IN/Charger
PG32 Appendix A.Ver.History

Revision History		
A		ORIGINAL RELEASE
B		

UNIWILL COMPUTER (SIP) Co.,LTD			
Title		X72IA6	
Size	Document Number	Rev B	
SCHEMATIC1		INDEX	
Date:	Tuesday, April 11, 2006	Sheet	1 of 32


X72IA6 SYSTEM BLOCK DIAGRAM




UNIWILL COMPUTER (SIP) Co.,LTD

File	X72IA6		
Size	Document Number	SCHEMATIC1	Rev B
Date	Tuesday, April 11, 2006	Sheet 2 of 32	

POWER BLOCK DIAGRAM



POWER Sequence



LSW1	GPCF4	TP_CLK	GPC4	SB_ALERT#2/BROWSER#	2.53G	1.525	40.4	61.5	72	CLOCK GENERATOR
	GPCF5	TP_DATA	GPC5	TP_ALERT#						

DPRSLPVR	GPCF0	KEY_10	GPC0	CHG_UN	2.66G	1.525	43.35	66.1	74	VCC	1CC (mA)	W	TEMP (C)
STRDPT#	GPCF7	KEY_17	GPC7	STMENT_LED#						+2 2V	18A	A 50A	7A

STPCPU#	GP 10	CORREL_LED#	ADCC	DATA_LEN	3.06G	1.525	55.9	85.2	81
DIWRGN	GP11	CORREL_LED#	ADC1	ADAPTOR I					

	GPI3	CHG_R_LED#	ADC3	VGA_TEMP	
--	------	------------	------	----------	--

	GPI5	SUSLED_LED#	DAC1	CHG_I		VCC	ICC (mA)	W	TEMP (°C)
--	------	-------------	------	-------	--	-----	----------	---	-----------

[illegible]

	GPH2	+1.05V5_UN				+3.3VA	501.3	1.254
	GPH2	+3.3V5_ON						



	GPH4	+5V_GN				+1.5V	33.4	0.084	70	TPA6011A4
	GPH5	SET_V								


	GPH7	VCORE_ON	*VCC_GMCH_CORE	266	0.452	3.3V	30	0.099W	85
--	------	----------	----------------	-----	-------	------	----	--------	----

	GPG5	LCDSW
--	------	-------


	GPG7	EXTTS#0	ADM1032
--	------	---------	---------


GPB1	NA			VCC	ICC	W	TEMP (°C)
GPB2	RM, RDMOT#			VCC	ICC	W	TEMP (°C)





QT1608GRL600 = 200mA
QT1608RL120 = 200mA
QT1608RL600 = 200 mA
QT1608RL030 = 500mA
QT1608RL060 = 500mA





GCLK => PCI-E & DMI (100MHZ)
 DREFCLK => Display PLLA (nun- ss 96MHZ)
 DRESSFCLK => Display LVDS PLLB (ss 100MHZ)
 SDVODATA has internal pull down
 0= no DVO device
 1= DVO device present
 SDVOCLK has internal pull down

Asserted to control the raw PCI-E clock
 Asserted to synchronize with ICH on fault

GHCH integrated graphics busy


Base on RSTIN#

Calse to NB

CF60	CF61	CF62	Host Clock frequency
1	0	0	133
1	1	0	166


VCCA_DPLLA / VCCA_DPLLB => NC
 DREF_CLKP / DREF_SSCLKP = GND
 DREF_CLKN / DREF_SSCLKN = GND

VCCA_DPLLA , VCCA_DPLLB =>1.5V
 DREF_CLKP / DREF_SSCLKP = 1.5V
 DREF_CLKN / DREF_SSCLKN = GND




PCIE & DMI ANA
POWER <1.5 A

Intel :10Ux2 + 220Ux1



2.5V PCIE ANA
Power < 2 mA

Intel :10Ux2 + 220Ux1



COULD OP , SEE LAYOUT .

DACA 40mA

DACB 40mA

HOSTPLL 45mA

MENTPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA

VCCADPLL 45mA


VCCADPLL 45mA

VCCADPLL 45mA

For DDR DLL , DDR IO ,
FSB IO < 1.9A

Filter component only need when
GMCH core is 1.5V for extended
graphics performance .

Change +1.5VS to +1.5V
for Power SEQ 10/07



U24G

VCCSYN

VCC_TLXVDS0

VCC_TLXVDS1

VCC_TLXVDS2

VCC3G

VCC3G2

VCC3G3

VCC3G4

VCC3G5

VCC3G6

VCC3G7

VCC3G8

VCC3G9

VCC3G10

VCC3G11

VCC3G12

VCC3G13

VCC3G14

VCC3G15

VCC3G16

VCC3G17

VCC3G18

VCC3G19

VCC3G20

VCC3G21

VCC3G22

VCC3G23

VCC3G24

VCC3G25

VCC3G26

VCC3G27

VCC3G28

VCC3G29

VCC3G30

VCC3G31

VCC3G32

VCC3G33

VCC3G34

VCC3G35

VCC3G36

VCC3G37

VCC3G38

VCC3G39

VCC3G40

VCC3G41

VCC3G42

VCC3G43

VCC3G44

VCC3G45

VCC3G46

VCC3G47

VCC3G48

VCC3G49

VCC3G50

VCC3G51

VCC3G52

VCC3G53

VCC3G54

VCC3G55

VCC3G56

VCC3G57

VCC3G58

VCC3G59

VCC3G60

VCC3G61

VCC3G62

VCC3G63

VCC3G64

VCC3G65

VCC3G66

VCC3G67

VCC3G68

VCC3G69

VCC3G70

VCC3G71

VCC3G72

VCC3G73

VCC3G74

VCC3G75

VCC3G76

VCC3G77

VCC3G78

VCC3G79

VCC3G80

VCC3G81

VCC3G82

VCC3G83

VCC3G84

VCC3G85

VCC3G86

VCC3G87

VCC3G88

VCC3G89

VCC3G90

VCC3G91

VCC3G92

VCC3G93

VCC3G94

VCC3G95

VCC3G96

VCC3G97

VCC3G98

VCC3G99

VCC3G100

VCC3G101

VCC3G102

VCC3G103

VCC3G104

VCC3G105

VCC3G106

VCC3G107

VCC3G108

VCC3G109

VCC3G110

VCC3G111

VCC3G112

VCC3G113

VCC3G114

VCC3G115

VCC3G116

VCC3G117

VCC3G118

VCC3G119

VCC3G120

VCC3G121

VCC3G122

VCC3G123

VCC3G124

VCC3G125

VCC3G126

VCC3G127

VCC3G128

VCC3G129

VCC3G130

VCC3G131

VCC3G132

VCC3G133

VCC3G134

VCC3G135

VCC3G136

VCC3G137

VCC3G138

VCC3G139

VCC3G140

VCC3G141

VCC3G142

VCC3G143

VCC3G144

VCC3G145

VCC3G146

VCC3G147

VCC3G148

VCC3G149

VCC3G150

VCC3G151

VCC3G152

VCC3G153

VCC3G154

VCC3G155

VCC3G156

VCC3G157

VCC3G158

VCC3G159

VCC3G160

VCC3G161

VCC3G162

VCC3G163

VCC3G164

VCC3G165

VCC3G166

VCC3G167

VCC3G168

VCC3G169

VCC3G170

VCC3G171

VCC3G172

VCC3G173

VCC3G174

VCC3G175

VCC3G176

VCC3G177

VCC3G178

VCC3G179

VCC3G180

VCC3G181

VCC3G182

VCC3G183

VCC3G184

VCC3G185

VCC3G186

VCC3G187

VCC3G188

VCC3G189

VCC3G190

VCC3G191

VCC3G192

VCC3G193

VCC3G194

VCC3G195

VCC3G196

VCC3G197

VCC3G198

VCC3G199

VCC3G200

VCC3G201

VCC3G202

VCC3G203

VCC3G204

VCC3G205

VCC3G206

VCC3G207

VCC3G208

VCC3G209

VCC3G210

VCC3G211

VCC3G212

VCC3G213

VCC3G214

VCC3G215

VCC3G216

VCC3G217

VCC3G218

VCC3G219

VCC3G220

VCC3G221

VCC3G222

VCC3G223

VCC3G224

VCC3G225

VCC3G226

VCC3G227

VCC3G228

VCC3G229

VCC3G230

VCC3G231

VCC3G232

VCC3G233

VCC3G234

VCC3G235

VCC3G236

VCC3G237

VCC3G238

VCC3G239

VCC3G240

VCC3G241

VCC3G242

VCC3G243

VCC3G244

VCC3G245


VCC3G246

VCC3G247


VCC3G248


VCC3G249

VCC3G250














CF6[17:3] have internal pullup resistors.





VID6	VID5	VID4	VID3	VID2	VID1	VID0	VCORE	+_mV
0	0	0	0	0	0	0	1.5000	-0mV
0	0	0	0	0	0	1	1.4875	-2.5mV
0	0	0	0	0	1	0	1.4750	-5mV
0	0	0	0	1	0	0	1.4500	-50mV
0	0	0	1	0	0	0	1.4000	-100mV
0	0	1	0	0	0	0	1.3000	-200mV
0	1	0	0	0	0	0	1.0000	-400mV
1	0	0	0	0	0	0	0.7000	-800mV
0	0	1	1	0	1	1	1.1625	
0	0	1	0	0	0	1		
0	0	1	0	0	1	0		
0	0	1	0	1	0	0		
0	0	1	0	1	1	0		
0	0	1	1	0	0	1		
0	0	1	1	0	1	0		







PANNEL SELECT

PNLSW0 R363 4.7kOhm/5%/0603
 PNLSW1 R364 4.7kOhm/5%/0603
 PNLSW2 R365 4.7kOhm/5%/0603


PNLSW2	PNLSW1	PNLSW0	reserved
L	L	H	reserved
L	H	L	reserved
L	H	H	1280X800
H	L	L	1440X900
H	L	H	1680X1050
H	H	L	1920X1200
H	H	H	reserved





LCDVCC




INVERTER









INTEL
recommend
100 ohm



CR-ROM








SATA HDD






PIN11	LED_WLAN_LINK	Hi(3.3V) 1 flash/3 sec Low(0V) LED OFF	Solid ON 1 flash/3 sec LED OFF	Associated AP Not Associated with an AP Power OFF or RF_Kill active
PIN12	LED_WLAN_ACT	Hi(3.3V) Rapid Blinking Low(0V) Slow Blinking LED OFF	Rapid Blinking Slow Blinking LED OFF	Passing data traffic to AP Beacon traffic to AP Power OFF or not activity or RF_Kill active
PIN13	RW_RadioXMIT_Off#	Hi(3.3V) Low(0V)	Enable Disable	Radio transmitter is ON Radio transmitter turn off






All the CMC placed on the sub BD



Change 03/14





Reserve For HDMI Demo



CRT H/V Buffer changed 10/11





DVI DDC buffer voltage changed 10/11




UNIWILL COMPUTER (SIP) Co.,LTD

Title				X721A6			
Size	Document Number			I/O Port CON			Rev B
SCHEMATIC1							
Date:	Tuesday, April 11, 2006			Sheet	21	of	32


AMP VDD



FOR EMI








CPU FAN CONTROL






If use 88E8053, Pin42,Pin43 must be pulled up to 3.3V with 4.7KOHM

R671 as close as possible to ASIC
88E8053: R671=4.87Kohm/1%/0603
R759, R760, R761, R762, R763 Stuff
88E8055: R671=4.99Kohm/1%/0603
(Default) R759, R760, R761, R762, R763 not Stuff


	88E8053	88E8055
AVDD25	2.5V	1.8V






Note: Place Bypass Cap. as close as possible with every power pin.




88E8053 rev. A2 issue:
Reset IC to delay 250ms when VAUX33 available.
Or use GPIO to control LOM_DISABLEN












PLACE PNP TO CHIP ACAP
CTRL25 PIN TRACE IS
25MIL



K/B CONTROLLER




TOOHPAD CONNECTOR



(ID2) NUMLED#	(ID1) CAPLED#	(ID0) SCROLED#	ID
0	0	0	X72IA6
0	0	1	X52IA6
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

BSEL2	BSEL1	BSEL0	MHZ
0	0	1	133
0	1	1	166

UNIWILL COMPUTER (SIP) Co.,LTD			
Title			
X72IA6			
Schematic			
EC IT8510E/BIOS/TP CON			
Date: Tuesday, April 11, 2006			
Sheet 25 of 32			




Title			
X72IA6			
Size	Document Number		Rev
	CPU CORE		
SCHEMATIC1			
Date:	Tuesday, April 11, 2006	Sheet	27 of 32

```
+1.05VS
SB: ~ 0 A

+1.05V
CPU : 2.5A ( MAX = 6A at boot )
NB: 2.5A
SB :1A
```

DDR2 Termination Power


Title			
X72IA6			
Size	Document Number		
	1.05V/1.5V/1.8V/2.5V/0.9V		
	SCHEMATIC1		
Date:	Tuesday, April 11, 2006	Sheet	28 of 32












+5VA ~ 0A
+5VS
USBX5 = 2.5A
OTHERS = 0.5A
SATAx2 = 3A
CDROM = 1.5A
TV-TUNER = 0.5A
AMP = 1A
VGA = 0.5A

Add GND_Signal to Power_GND BC CHANGE

Modify19



	MAX1632	MAX1902	SC1404
R767	0	100pF	
R768	0	100pF	
R583	100K_OP	100K	
R312, R539	15mR, 15mR	8mR, 8mR	
C315	0P	4.7U_25V	
C325	0P	0.1U_25V	
C650, C657	0.1U_16V	0.22U_25V	



Rev: B

http://hobi-elektronika.net

Modify2: I945PM Add Thermal Strap, Add R755, Delete D5 at Page09
Modify3: Reserved R112 at Page09
Modify4: Revise NewCard Power supply, Reserved R234, Stuff R231 & change to 4.7KOHM , Add R756,R757,R758,R766 at Page20
Modify5: Revise 1393 PLL Ground, Change C680,C353 GND net to 1394.PLL_GND at Page24
Modify6: For cost down, Change Y6 P/N at Page23
Modify7: Change +1.5V Power Supply method, Reserve U36,Q73,Q71,C619,C623,R534,R538,R541,R548 at Page30
Modify8: Change U4 P/N at Page4,5
Change R350 P/N at Page31,
Change R510,R513 P/N at Page07
Change Q88,Q89 P/N at Page23
Change CN27 C794,C795,C796 P/N at Page20
Reserve R583 at Page29
Reserve C91,C497,C498 at Page26
Reserve R735, R736 at Page17

Modify9: For solve ACZ_BITCLK crosstalk on ACZ_SYNC, Add C797 at Page21
Modify10: For 88E8053,88E8055 Pin-To-Pin compatible, Add & Reserved R759,R760,R761,R762,R763 at Page23
R671 changed to 4.99Kohm for 88E8055
Modify11: Add R764,R765,SW1,LED1,C798,D42 at Page15
Modify12: Debug Connector signal define changed at Page25
Modify13: Add Low pass circuit for clock at Page07
Modify14: According to the SIM_Card's Requirement, CN27 Pin8 connect to +3.3V & Add C820 at Page20
Modify15: Add B39 and Reserved B8, for CardReader Power Supply Changed to +3.3V. at Page21
Modify16: Delete TP1,TP2,TP3,TP4,TP6,TP7,TP8,TP9,TP12,TP13,TP14,TP15
Modify17: Revise C158's Net at Page22;
Add C821 at Page12;
Stuff C800,C801,C802,C803 at Page07
For solve CPU_CLK duty cycle under Spec issue.

Modify18: Add C822 for USB Drop test fail issue at Page21
Modify19: To Decrease static current under S3, Change R155, R203, R204, R305, R417, R423, R467, R527, R563, R633 P/N at Page29.
Modify20: Delete Analog CD In Circuit at Page19
Reserve R326, R327,R332, C371, C373;
Change R324, R328 P/N

Modify21: Del D27,D14,C315,C325,L3,L5, C637, C659
Change C218,R535,R402,C453,C454,R312,R539,C657,C650,U40,L1,C677,C365 P/N
Add L2,L4, R767, R768