

DRESDEN-INT

PCB Thinckness:1.1mm

CPU : AMD GRIFFIN
Chip Set : AMD RS780MN + SB700
Remarks : AMD PUMA Platform w/ IGP
2 SODIMMs DDR2

Model Name : DRESDEN-INT
PBA Name : MAIN
PCB Code : BA41-01024A (GCE)
BA41-01025A (NY)
BA41-01026A (HST)
Dev. Step : MP(PR)
Revision : 1.00
T.R. Date : 2008.12.24

DRAW	CHECK	APPROVAL
-	-	-


Table of Contents

Page. 1	---	COVER	
Page. 2	---	OPERATION BLOCK DIAGRAM	
Page. 3	---	POWER DIAGRAM	
Page. 4	---	POWER SEQUENCE	
Page. 5	---	TIMING DIAGRAM, POWER ON	
Page. 6	---	CLOCK DISTRIBUTION	DIAGRAM
Page. 7	---	BOARD INFORMATION	
Page. 8~9	---	BLOCKS	
Page. 10	---	CLOCK GEN.	
Page. 11	---	THERMAL SENSOR&FAN CONTROL	
Page. 12~14	---	S102 CPU	
Page. 15~17	---	RS780MN	
Page. 18~20	---	SODIMM DDR2	
Page. 21~24	---	SB700	
Page. 25	---	HW STRAP	
Page. 26	---	SPI ROM (BIOS)	
Page. 27	---	HDMI REPEATER	
Page. 28	---	LVDS (LCD CONNECTOR)	
Page. 29	---	CRT CONNECTOR	
Page. 30	---	EXPRESS CARD	
Page. 31	---	MEMORY CARD (2 IN 1)	
Page. 32	---	WLAN	
Page. 33~36	---	HD AUDIO (MIC / SPK / HP)	
Page. 37	---	HDD / ODD	
Page. 38	---	MICOM	
Page. 39	---	LOM(88E8057)	
Page. 40	---	CAMERA, MDC CONN. & BLUETOOTH	
Page. 41	---	LEDS & TOUCHPAD	
Page. 42	---	SUB, DEBUG & KEYBOARD CONN.	
Page. 43	---	CHARGER	
Page. 44	---	P3.3V_AUX / P5.0V_AUX / P12V_ALW	
Page. 45	---	CS POWER(P1.2V / VCC_NB)	
Page. 46	---	CS POWER(P2.5V, P1.5V, P1.1V, P1.2V_AUX)	
Page. 47	---	DDR2 POWER	
Page. 48	---	CPU VRM	
Page. 49	---	SWITCHED POWER (5.0V, 3.3V, 1.8V)	
Page. 50	---	POWER DISCHARGER	
Page. 51	---	EMC	
Page. 52	---	MOUNT HOLE & ICT	
Page. 53	---	TP PAGE	
Page. 54~55	---	SUB BOARD	
Page. 56	---	INDEX PAGE	

DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		COVER	ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		CONTENTS	PART NO.
MODULE CODE		LAST EDIT				BA41-01024-6A
				December 24, 2008 14:36:53 PM	PAGE	1 OF 49


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

OPERATION BLOCK DIAGRAM



DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		MAIN	ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		BLOCK DIAGRAM	PART NO.
MODULE CODE		LAST EDIT				BA41-01024-6A
December 24, 2008 14:36:53 PM						PAGE 2 OF 49


POWER DIAGRAM



Rail State	+V*Always	+V*AUX	+V	SUSPWR	PWRON	VRON
Full On	ON	ON	ON	H	H	H
S3	ON	ON	OFF	H	L	L
S4	ON	OFF	OFF	H	L	L
S5	ON	OFF	OFF	L	L	L


DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT MAIN POWER DIAGRAM	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			PART NO. BA41-01024-6A
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	3	OF 49

POWER SEQUENCE Rev. 0.1




DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT MAIN POWER SEQUENCE	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			PART NO. BA41-01024-6A
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE		LAST EDIT				
				December 24, 2008 14:36:53 PM	PAGE	4 OF 49

Timing Diagram, Power ON Rev. 0.1 Phil 2008-04-15



DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			PART NO.
APPROVAL	YB CHUN	REV	1.00		TIMING DIAGRAM	BA41-01024-6A
MODULE CODE		LAST EDIT		December 24, 2008 14:36:53 PM	PAGE	5 OF 49



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Devices	IDSEL#	REQ/GNT#	Interrupts
---------	--------	----------	------------

VDC	Primary DC system power supply (7 to 21V)
VCC_CORE	Core voltage for Processor (1.308~1.068V)
P1.05V	Processor System Bus(PSB) Termination (1.05V) GMCH & ICH8 Core Voltage
P1.8V_AUX	1.8V power rail for DDR2 (off in S4-S5)
P0.9V	0.9V switched power rail (off in S3-S5)
P1.8V	1.8V power rail for GDDR3 (off in S3-S5)
P1.1V	1.1V power rail for GFX (off in S3-S5)
P1.5V	1.5V power rail for ICH (off in S3-S5)
P3.3V	3.3V switched power rail (off in S3-S5)
P5.0V	5.0V switched power rail (off in S3-S5)
P3.3V_AUX	3.3V power rail (off in S4-S5)
P5V_AUX	5.0V power rail (off in S4-S5)
PRTC_BAT	3.0V power rail (ALWAYS ON)
P3.3V_MICOM	3.3V always on power rail for MICOM
P5.0V_ALW	5V power rail (Always On)
P12.0V_ALW	12V power rail (Always On)

Devices	Address	Hex	Bus
ICH	Master	-	SMBUS Master
SODIMM0	1010 000x	A0h	-
SODIMM1	1010 010x	A4h	-
CK-505 (Clock Generator)	1101 001x	D2h	Clock, Unused Clock Output Disable
MICOM	Master	-	SMBUS Master
BATTERY	0001 011x	16h	-
EMC2102(Thermal Sensor)	0111 101x	7Ah	Thermal Sensor

PORT NUMBER	ASSIGNED TO
0	SYSTEM PORT A
1	SYSTEM PORT B
4	EXPRESS CARD
5	BLUETOOTH
6	SYSTEM PORT C
8	CAMERA
9	MINI PCLE (WLAN)
10	MEMORY CARD

CHP3_SLPS1*	S1, Powered-On-Suspend(POS): In this state, all clocks(except the 32.768KHz clock) are stopped. The system context is maintained in system DRAM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems. Note that this state does not preclude power being removed from non-essential devices, such as disk drives. During this state, CPU can be selected for either Deep Sleep or Deeper Sleep.
CHP3_SLPS3*	S3, Suspend-to-RAM(STR): The system context is maintained in system DRAM, but power is shut off to non-critical circuits. Memory is retained, and refreshes continue. All clocks stop except RTC clock.
CHP3_SLPS4*	S4, Suspend-to-Disk(STD): The Context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume, external buses same as S3, but no bus different wake events.
CHP3_SLPS5*	S5, Soft Off(SOFF): System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	ICH	Real Time Clock
Crystal	10MHz	MICOM	H8S/2110BV
Crystal	14.318MHz	CLOCK-GENERATOR	IC5951461
Crystal	12MHz	MEMORY CARD	MEMORY CARD
Crystal	25MHz	LAN	LAN





Active Mode										Active/Deeper Sleep Dual Mode Region										Deeper Sleep/Extended Deeper Sleep Dual Mode Region																																							
VID(6:0)										Voltage										VID(6:0)										Voltage										VID(6:0)										Voltage									
0	0	0	0	0	0	0	0	0	0	15000 V	0	1	0	1	0	0	0	1.0000 V	1	0	1	0	0	0	0	1	0.4875 V	1	0	1	0	0	0	0	1	0.4875 V																							
0	0	0	0	0	0	0	0	0	1	1.4675 V	0	1	0	1	0	5	0	1	0.9875 V	1	0	1	0	1	0	0	1	0.4625 V	1	0	1	0	1	0	0	1	0.4625 V																						
0	0	0	0	0	0	0	1	0	1	1.4750 V	0	1	0	1	0	1	0	0.9750 V	1	0	1	0	0	1	0	1	0.4625 V	1	0	1	0	0	1	0	1	0.4625 V																							
0	0	0	0	0	0	0	1	1	1	1.4625 V	0	1	0	1	0	1	1	0.9625 V	1	0	1	0	1	0	0	1	0.4500 V	1	0	1	0	1	0	0	1	0.4500 V																							
0	0	0	0	0	1	0	0	0	1	1.4500 V	0	1	0	1	1	1	0	0.9500 V	1	0	1	0	1	1	0	1	0.4375 V	1	0	1	0	1	1	0	1	0.4375 V																							
0	0	0	0	1	0	0	0	0	1	1.4375 V	0	1	0	1	1	1	0	1	0.9375 V	1	0	1	0	1	1	1	0	0.4250 V	1	0	1	0	1	1	1	0	0.4250 V																						
0	0	0	0	1	1	0	0	0	1	1.4250 V	0	1	0	1	1	1	0	0.9250 V	1	0	1	0	1	1	1	1	0.4125 V	1	0	1	0	1	1	1	1	0.4125 V																							
0	0	0	0	1	1	1	1	1	1	1.4125 V	0	1	0	1	1	1	1	0.9125 V	1	0	1	1	0	1	1	0	0.4000 V	1	0	1	1	0	1	1	0	0.4000 V																							
0	0	0	1	0	0	0	0	0	1	1.4000 V	0	1	1	0	0	0	0	0.9000 V	1	0	1	1	0	0	1	0	0.3875 V	1	0	1	1	0	0	1	0	0.3875 V																							
0	0	0	1	0	0	0	1	1	1	1.3875 V	0	1	1	0	0	0	1	0.8875 V	1	0	1	1	0	0	1	0	0.3750 V	1	0	1	1	0	0	1	0	0.3750 V																							
0	0	0	1	0	0	1	0	0	1	1.3750 V	0	1	1	0	0	1	0	0.8750 V	1	0	1	1	0	0	1	0	0.3625 V	1	0	1	1	0	0	1	0	0.3625 V																							
0	0	0	1	0	0	1	1	1	1	1.3625 V	0	1	1	0	0	1	1	0.8625 V	1	0	1	1	0	0	1	0	0.3500 V	1	0	1	1	0	0	1	0	0.3500 V																							
0	0	0	1	1	0	0	0	0	1	1.3500 V	0	1	1	0	1	0	0	0.8500 V	1	0	1	1	1	0	1	0	0.3375 V	1	0	1	1	1	0	1	0	0.3375 V																							
0	0	0	1	1	0	1	1	1	1	1.3375 V	0	1	1	0	1	0	1	0.8375 V	1	0	1	1	1	1	1	0	0.3250 V	1	0	1	1	1	1	0	1	0.3250 V																							
0	0	0	1	1	0	1	1	1	1	1.3250 V	0	1	1	0	1	1	0	0.8250 V	1	0	1	1	1	1	1	1	0.3125 V	1	0	1	1	1	1	1	1	0.3125 V																							
0	0	0	1	1	1	1	1	1	1	1.3125 V	0	1	1	0	1	1	1	0.8125 V	1	0	1	1	1	1	1	1	0.3000 V	1	0																														

COM-22C-015(1996.6.5) REV. 3

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

DRAWN	HS CHO	DATE	11/28/2007	DRESDEN-INT MAIN BLOCKS (1/2)	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		
APPROVAL	YB CHUN	REV	1.00		
MODULE CODE		LAST EDIT		December 24, 2008 14:36:53 PM	PART NO. BA41-01024-6A
				PAGE	8 OF 49

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)	MAIN	BLOCKS (2/2)	ELECTRONICS
APPROVAL	YB CHUN	REV	1.00			PART NO.
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM			BA41-01024-6A
				PAGE	9	OF 49


Clock Gen.






SEL_HTT66	(Pin 59)	1 0 *	66MHz 3.3V single HTT clock 100MHz differential clock
SEL_SATA	(Pin 58)	1 0 *	SRC6 diff. clock 100MHz spreading diff. clock
SEL_27M	(Pin 57)	1* 0	27MHz/27MHz_SS graphics clock SRC7 diff. clock

D:/Project/dresden-int/081224_pr/DRESDEN-INT_MAIN
SRP Sheet Number: 10 of 55

THERMAL SENSOR & FAN CONTROL




S1g2 CPU (1/3)




D:/Project/dresden-int/081224_pr/DRESDEN-INT_MAIN
SRP Sheet Number: 12 of 55

S1g2 CPU (2/3)




S1g2 CPU (3/3)




CPU Socket : 0185482000

AA4	VSS1	VSS66	J6
AA11	VSS2	VSS67	J9
AA13	VSS3	VSS68	J10
AA15	VSS4	VSS69	J12
AA17	VSS5	VSS70	J14
AA19	VSS6	VSS71	J16
AB2	VSS7	VSS72	J18
AB7	VSS8	VSS73	K2
AB9	VSS9	VSS74	K7
AB23	VSS10	VSS75	K9
AB25	VSS11	VSS76	K11
AC11	VSS12	VSS77	K13
AC13	VSS13	VSS78	K15
AC15	VSS14	VSS79	K17
AC17	VSS15	VSS80	L6
AC19	VSS16	VSS81	L10
AC21	VSS17	VSS82	L12
AD6	VSS18	VSS83	L14
AD8	VSS19	VSS84	L16
AD25	VSS20	VSS85	L18
AE11	VSS21	VSS86	M7
AE13	VSS22	VSS87	M9
AE15	VSS23	VSS88	AC6
AE17	VSS24	VSS89	N4
AE19	VSS25	VSS90	N8
AE21	VSS26	VSS91	N10
AE23	VSS27	VSS92	N12
B4	VSS28	VSS93	N14
B6	VSS29	VSS94	N16
B8	VSS30	VSS95	P2
B9	VSS31	VSS96	P7
B11	VSS32	VSS97	P9
B13	VSS33	VSS98	P11
B15	VSS34	VSS99	P17
B17	VSS35	VSS100	R8
B19	VSS36	VSS101	R10
B21	VSS37	VSS102	R12
B23	VSS38	VSS103	R14
B25	VSS39	VSS104	R16
D6	VSS40	VSS105	T7
D8	VSS41	VSS106	T9
D9	VSS42	VSS107	T11
D11	VSS43	VSS108	T13
D13	VSS44	VSS109	T15
D15	VSS45	VSS110	T17
D17	VSS46	VSS111	U4
D19	VSS47	VSS112	U6
D21	VSS48	VSS113	U8
D23	VSS49	VSS114	U10
D25	VSS50	VSS115	U12
E4	VSS51	VSS116	U14
F2	VSS52	VSS117	U16
F11	VSS53	VSS118	U18
F13	VSS54	VSS119	V2
F15	VSS55	VSS120	V7
F17	VSS56	VSS121	V9
F19	VSS57	VSS122	V13
F21	VSS58	VSS123	V15
F23	VSS59	VSS124	V17
F25	VSS60	VSS125	V19
H7	VSS61	VSS126	W6
H9	VSS62	VSS127	Y21
H21	VSS63	VSS128	Y23
H23	VSS64	VSS129	N6
J4	VSS65		

Bottom side decoupling



Decoupling between processor and Memory Place close to processor as possible




DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		MAIN	ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		S1G2 CPU 3/3	PART NO.
MODULE CODE		LAST EDIT				BA41-01024-6A
December 24, 2008 14:36:53 PM						PAGE 14 OF 49


RS780MN(1/3)



RS780MN(2/3)




RS780MN(3/3)



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


DDR SO-DIMM #0

Height : 5.2mm (Reverse)



DDR500-1
DDR2-SODIMM-200P-RVS
1/2


3709-001341
Tyco/Foxcn : 3709-001341
Suyin : 3709-001502



DESIGN	HS CHO	DATE	9/1/2008	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			PART NO. BA41-01024*6A
APPROVAL	YB CHUN	REV	1.00		SODIMM DDR2	
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	18	OF 49

DDR SO-DIMM #1

Height : 9.2mm (Reverse)





Foxcon : 3709-001390
Suyin : 3709-001503



DESIGN	HS CHO	DATE	9/1/2008	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			
APPROVAL	YB CHUN	REV	1.00		SODIMM DDR2	PART NO. BA41-01024*6A
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	19	OF 49

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

SODIMM TERMINATION




Place near SO-DIMM0




Place near SO-DIMM1

DRAW	HS CHO	DATE	5/28/2007	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		SODIMM TERMINATION	PART NO.
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	20	OF 49

SB700(1/4)




SB700(2/4)



0904-002409

DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			PART NO. BA41-01024*6A
APPROVAL	YB CHUN	REV	1.00		SB700 2/4	
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	22	OF 49


SB700(3/4)



THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


USB0 and 6 ports should be connected with external ports

USB0, 2 : Rear Port(Sub board)
USB4 : Express USB
USB5 : Bluetooth
USB6 : Right Port(Sub board)
USB8 : Camera
USB10 : 2-in-1




DRAM	HS CHO	DATE	1/10/2008	DRESDEN-INT MAIN SB700 4/4	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		
APPROVAL	YB CHUN	REV	1.00		
MODULE CODE	LAST EDIT		December 24, 2008 14:36:53 PM		
				PART NO.	BA41-01024*6A

SB700 HW STRAP





DEBUG STRAPS

STRAP	PCI3_AD(28)	PCI3_AD(27)	PCI3_AD(26)	PCI3_AD(25)	PCI3_AD(24)	PCI3_AD(23)
	USE LONG RESET	USE PCI PLL	USE ACPI BCLK	USE IDE PLL	USE DEFAULT PCIE STRAPS	BOOTFAILTIMER DISABLED
STRAP LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED



STRAP	PCI3_CLK2	PCI3_CLK3	PCI3_CLK4	PCI3_CLK5	LPC3_CLK0	LPC3_CLK1	RTC_CLK	AUD_RST#
	BOOTFAIL TIMER ENABLED	USER DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC	ENABLE PCI MEM BOOT
STRAP LOW	BOOTFAIL TIMER DISABLED	IGNORE DEBUG STRAPS	RESERVED	RESERVED	EC DISABLED	CLKGEN DISABLED	EXRERNAL RTC (PD on X1. Apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT




GPIO17	GPIO16
ROM TYPE	
H, H = PCI ROM	
H, L = SPI ROM	
L, H = LPC ROM	
L, L = FWH ROM	

DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			
APPROVAL	YB CHUN	REV	1.00		SB700 HW STRAP	PART NO. BA41-01024-6A
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	25	OF 49

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

BIOS ROM




1MByte (8Mbit)

- | | | | |
|----|---|----|---------------------------------|
| 02 | VERIFY REAL MODE | 66 | CONFIGURE ADVANCE CACHE REG. |
| 03 | DISABLE NMI | 6A | DISPLAY EXTERNAL CACHE SIZE |
| 04 | GET CPU TYPE | 6C | DISPLAY SHADOW MESSAGE |
| 06 | INIT. SYSTEM H/W | 6E | DISPLAY NON-DISPOSABLE SEGMENT |
| 08 | INIT. CHIPSET REG. | 70 | DISPLAY ERROR MESSAGE |
| 09 | SET IN POST FLAG | 72 | CHECK FOR CONFIGURATION ERROR |
| 0A | INIT CPU.REG | 74 | TEST REAL-TIME CLOCK |
| 0B | CPU CACHE ON | 76 | CHECK FOR KEYBOARD ERROR |
| 0C | INIT.CACHE TO POST | 7C | SETUP HARDWARE INTERRUPT VECTOR |
| 0E | INIT. I/O VALUE | 7E | TEST COPROCESSER IF PRESENT |
| 0F | ENABLE THE L-BUS IDE | 80 | DISABLE ON-BOARD I/O PORT |
| 10 | INIT. POWER MANAGER | 82 | DETECT AND INSTALL EXT.RS232C |
| 11 | LOAD ALTERNATE REG. | 84 | DETECT AND INSTALL EXT.PARALLEL |
| 13 | PCI BUS MASTER RESET
WITH INITIAL POST VALUE | 86 | RE-INIT. ON-BOARD I/O PORT |
| 14 | INIT. KEYBOARD CONTROLLER | 88 | INIT. BIOS DATA ROM |
| 16 | CHECK CHECKSUM | 8A | INIT.EXTENDED BIOS DATA AREA |
| 18 | 8254 TIMER INIT. | 8C | INIT. FDD CONTROLLER |
| 1A | 8237 DMA CONTROLLER INIT. | 9A | SHADOW OPTION ROMS |
| 1C | RESET INTERRUPT CONTROLLER | 9C | SETUP POWER MANAGEMENT |
| 20 | TEST DRAM REFRESH | 9E | ENABLE H/W INTERRUPT |
| 22 | TEST 8742 KEYBOARD CONTROLLER | A0 | SET TIME OF DAY |
| 24 | SET ES SEGMENT REG. TO 4GB | A4 | INIT. TYPEMATIC RATE |
| 26 | ENABLE A20 | A8 | ERASE F2 PROMPT |
| 28 | AUTO SIZING DRAM | AA | SCAN FOR F2 KEY STROKE |
| 32 | COMPUTE THE CPU SPEED | AC | ENTER SETUP |
| 34 | TESET CMOS RAM | AE | CLEAR IN POST FLAG |
| 38 | SHADOW SYSTEM BIOS ROM | B0 | CHECK FOR ERRORS |
| 3A | AUTO SIZING CACHE | B2 | POST DONE-PREPARE TO BOOT O/S |
| 3C | CONFIGURE ADVANCED CHIPSET REG. | B4 | ONE BEEP |
| 3D | LOAD ALTER REG. WITH CMOS VALUE | B6 | CHECK PASSWORD (OPTION) |
| 42 | INIT. INTERRUPT VECTOR | B7 | ACPI INIT |
| 44 | INIT. BIOS INTERRUPT | BA | DMI INIT |
| 46 | CHECK ROM COPYRIGHT NOTICE | BE | CLEAR SCREEN |
| 47 | INIT. I20 SUPPORT IF INSTALLED | C0 | TRY BOOT WITH INT19 |
| 48 | CHECK VIDEO CONFIGURE AGAINST CMOS | D0 | INTERRUPT HANDLER ERROR |
| 49 | INIT. PCI BUS AND DEVICE | D2 | UNKNOWN INTERRUPT ERROR |
| 4A | INIT. ALL VIDEO BIOS ROM | D4 | PENDING INTERRUPT ERROR |
| 4C | SHADOW VIDEO BIOS ROM | D6 | SHUTDOWN 5 |
| 50 | DISPLAY CPU TYPE AND SPEED | D8 | SHUTDOWN ERROR |
| 52 | TEST KEYBOARD | DA | EXTENDED BLOCK MOVE |
| 54 | SET KEYCLICK IF ENABLED | DC | SHUTDOWN 10 |
| 56 | ENABLE KEYBOARD | 89 | ENABLE NMI |
| 58 | TEST FOR UNEXPECTED INTERRUPTS | 90 | INIT. HDD CONTROLLER |
| 5A | DISPLAY " PRESS SETUP" | 91 | INIT. LOCAL BUS HDD CONTROLLER |
| 5C | TEST RAM BETWEEN 512K AND 640K | 92 | JUMP TO USER PATCH 2 |
| 60 | TEST EXTENDED MEMORY | 94 | DISABLE A20 ADDRESS LINE |
| 62 | TEST EXTENDED MEMORY ADDRESS LINE | 96 | CLEAR HUGE ES SEGMENT REG. |
| 64 | JUMP TO USER PATCH 1 | 98 | SEARCH FOR OPTION ROMS |

DRAW	HS CHO	DATE	8/12/2006	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		SPI_BIOS_ROM	ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		BIOS_ROM (1M)	PART NO.
MODULE CODE		LAST EDIT				BA41-01024-6A
				December 24, 2008 14:36:53 PM	PAGE	32 OF 60

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

HDMI REPEATER




DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT MAIN HDMI REPEATER	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			PART NO. BA41-01024x6A
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	26	OF 49

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


LVDS

1CH WXGA LCD CONNECTOR




Signals : #40AWG
LCD Vdd : #36AWG
Inverter Vdd : #36AWG
GND : #36AWG


LCD Power



Inverter Power




Backlight ON




DRAW	HS CHO	DATE	8/12/2006	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)	LCD_IF	ELECTRONICS	
APPROVAL	YB CHUN	REV	1.00	LVDS	PART NO.	BA41-01024-6A
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	34	OF 63

SAMSUNG PROPRIETARY
 THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.


CRT CONNECTOR



DRAW	HS CHO	DATE	8/12/2006	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		CRT_IF	ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		CRT	PART NO.
MODULE CODE		LAST EDIT				BA41-01024-6A
				December 24, 2008 14:36:53 PM	PAGE	35 OF 63





MEMORY CARD (2 IN 1)



DRAW	HS CHO	DATE	8/17/2007	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)		MEMORY CARD	ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		MMC (2-IN-1)	PART NO.
MODULE CODE		LAST EDIT				BA41-01024-6A
				December 24, 2008 14:36:53 PM	PAGE	41 OF 60

Mini PCI-E Card (WLAN)




WLAN MINICARD NUT
Height : 4mm



For Full size minicard


(Top)

WLAN MINICARD NUT
Height : 4mm



For half size minicard


(Top)



Odd Pins : Top side
Even Pins : Bottom Side


DRAW	HS CHO	DATE	8/12/2006	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)	PCIE_MINICARD	ELECTRONICS	
APPROVAL	YB CHUN	REV	1.00	WLAN	PART NO.	BA41-01024-6A
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	40	OF 60

HDA CODEC ALC272




SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

AUDIO AMP & INT. SPEAKER




INTERNAL STEREO SPEAKERS




DRAW	HS CHO	DATE	10/25/2006	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			
APPROVAL	YB CHUN	REV	1.00	AUDIO AMP & INT. SPEAKER	PART NO. BA41-01024-6A	
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	28	OF 49

AUDIO POWER & INT. MIC





Audio Power (nostuff)



DRAW	HS CHO	DATE	10/25/2006	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			PART NO. BA41-01024x6A
APPROVAL	YB CHUN	REV	1.00		AUDIO POWER & INT.MIC	
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	29	OF 49

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

HEADPHONE & EXT. MIC




The traces led to Audio Jacks have the width over 10mil


DRAW	HS CHO	DATE	10/25/2006	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			PART NO. BA41-01024x6A
APPROVAL	YB CHUN	REV	1.00		HEADPHONE&EXT.MIC	
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	30	OF 49

SATA IF CONNECTOR

Main to HDD



Main to ODD




DRAW	HS CHO	DATE	8/12/2006	TITLE	DRESDEN-INT MAIN SATA IF CONN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			PART NO. BA41-01024-6A
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	31	OF 49

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


MICOM

MICOM RESET





DRAW	HS CHO	DATE	10/26/2006	TITLE	DRESDEN-INT MAIN MICOM	SAMSUNG ELECTRONICS PART NO. BA41-01024*6A
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	32 OF 49	

LAN (88E5057)




SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

MDC connector




BLUETOOTH

Bluetooth 2.0 Standard




CAMERA




DRAW	HS CHO	DATE	8/14/2007	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			PART NO. BA41-01024v6A
APPROVAL	YB CHUN	REV	1.00		CAMERA/BLUETOOTH/MDC	
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	34	OF 49

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


LEDS




Adaptor-In / Charging LED



TOUCH PAD




TP_SWITCH




DRAW	HS CHO	DATE	8/14/2007	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			PART NO. BA11-01024*6A
APPROVAL	YB CHUN	REV	1.00		LED/TOUCH PAD	
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	35	OF 49

SAMSUNG PROPRIETARY
 THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.


Main to SUB Connector



KEYBOARD




DEBUG PORT



DRAW	HS CHO	DATE	12/5/2007	TITLE	DRESDEN-INT MAIN	SAMSUNG ELECTRONICS PART NO. BA41-01024-6A
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	36 OF 49	


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CHARGER & POWER MANAGEMENT




DRAM	HS CHO	DATE	01/09/2008	TITLE	DRESDEN-INT MAIN CHARGER	
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE	undef ined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	37	OF 49

P3.3V_AUX & P5.0V_AUX



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


CHIPSET POWER(VCC_NB & P1.2V)




DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP (PR)			ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		CHIPSET POWER(1/2)	PART NO.
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	39	BA41-01024*6A
				OF	49	

CHIPSET POWER(P2.5V & P1.5V & P1.1V & P1.2V_AUX)


P2.5V




P1.5V



P1.1V




P1.2V_AUX



DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		CHIPSET POWER(2/2)	PART NO.
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	40	OF 49

DDR2 Power



DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			
APPROVAL	YB CHUN	REV	1.00		DDR2 POWER	PART NO. BA41-01024*6A
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	41	OF 49


CPU VRM [INTERSIL]

$$VDD \text{ Freq} = (R_{VW} \& COMP / 2.33 + 0.29) \mu S$$

$$: 342.6KHz @ 6.8Kohm$$


$$VDD_NB \text{ Freq} = 1 / ((1.5 \cdot 10^{-6}) \cdot R_{fsetnb}) \text{ Hz}$$

$$: 303KHz @ 22Kohm$$



Switched Power


Switched Power On (P1.8V)



The schematic diagram illustrates the power supply section of the KBC3_PWRON circuit. It features a 5.0V AUX supply connected to a network of resistors (R705, R701, R702), capacitors (C693, C669, C664, C354), and transistors (Q519, Q515). The circuit includes feedback loops labeled SHORT1, SHORT2, and SHORT3. The output is connected to a 5.0V AUD supply.

D:/Project/dresden-int/081224_pr/DRESDEN-INT_MAIN
SRP Sheet Number: 49 of 55






POWER DISCHARGER




DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		POWER DISCHARGER	PART NO.
MODULE CODE		LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	44	BA41-01024x6A
				OF	49	

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


EMC




Added on 18-Sep-08



Added on 21-Oct-08



Added on 15-Dec-08



DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>			ELECTRONICS
APPROVAL	YB CHUN	REV	1.00		EMC	PART NO.
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	45	OF 49
						BA41-01024x6A


A

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


**M3 HEAD
DIA LENGTH**
BA61-00932A

**M4 HEAD
DIA LENGTH**
BA61-00932A


**M5 HEAD
DIA LENGTH**
BA61-00932A



1 ~ 499 SIDE



500 ~ SIDE



J513
HDR-10P-1R-SMD

VDC VCC NB P3.3V P5.0V

1 2 3 4 5 6 7 8 9 10 11 12

MNT1 MNT2

3711-005753

AUX5_PWRGD
VCCP3_PWRGD
VRM3_CPU_PWRGD
CPU1_PWRGD
CPU1_LDTRST#

R733 1K 1%
R731 1K 1%

nostuff
nostuff
nostuff

PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/MM/DD)	REVISION	STEP
1	N.C.			ADV1
2	1-2			PV
3	2-3		1.0	MP(P
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			

DRAW	HS CHO	DATE	1/10/2008	DRESDEN-INT		SAMSUNG ELECTRONICS			
CHECK	HS LEE / BM LEE	DEV. STEP	MP<PR>						
APPROVAL	YB CHUN	REV	1.00					MTH/ICT	
MODULE CODE	LAST EDIT							December 24, 2008 14:36:53 PM	
				PAGE	46	OF	49		

4

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

3

○MCD3_SDWP
○MEM1_VREF
○PCI3_AD23
○PCI3_AD24
○PCI3_AD25
○PCI3_AD26
○PCI3_AD27
○PCI3_AD28
○PEX3_WAKE#
○PEX3_RST#
○AUD3_GPIO0#
○AUD3_GPIO1#
○BAT3_SMCLK#
○CHP3_A_RST#
○CHP3_GPIO16
○CHP3_GPIO17
○CHP3_SERIRQ
○CHP3_SLP53#
○CHP3_SLP55#
○CLK3_DBG_LPC
○CLK3_PWRGD#
○CPU1_ALERT#
○CRT3_DDCCLK
○CRT5_DDCCLK
○CRT3_DDCDATA
○CRT5_DDCDATA
○EXP3_CPURST#
○EXP3_PERST#
○SMB3_DATA
○SPI3_CS0#
○SPI3_MISO
○SPI3_MOSI
○THM3_STP#
○WLON_LED#
○AUD3_SHDN#
○AUD3_PWRGD
○CRT3_HSYNCG
○CRT3_VSYNCG

○EXP3_CPPE#
○KBC3_CHGEN
○KBC3_PWRGD
○KBC3_PWRON
○KBC3_PRECHG
○KBC3_PWRSW#
○KBC3_RFOFF#
○KBC3_SCLED#
○KBC3_SMCLK#
○KBC3_SUSPWR
○KBC5_KSI(0)
○KBC5_KSI(1)
○KBC5_KSI(2)
○KBC5_KSI(3)
○KBC5_KSI(4)
○KBC5_KSI(5)
○KBC5_KSI(6)
○KBC5_KSI(7)
○KBC5_KSO(0)
○KBC5_KSO(1)
○KBC5_KSO(2)
○KBC5_KSO(3)
○KBC5_KSO(4)
○KBC5_KSO(5)
○KBC5_KSO(6)
○KBC5_KSO(7)
○KBC5_KSO(8)
○KBC5_KSO(9)
○MCD3_SDCCLK
○MCD3_SDCMD
○LCD3_BKLTON
○LPC3_LAD(0)
○LPC3_LAD(1)
○LPC3_LAD(2)
○LPC3_LAD(3)
○CPU2_THERMDA
○CPU2_THERMDC

○EXP3_CLKREQ#
○FAN3_FDBACK#
○CHP3_NB_THERMDN
○CHP3_NB_THERMDP
○HDA3_AUD_SDO
○HDA3_MDC_SDO
○KBC3_CPURST#
○KBC3_EXTSMI#

2

○KBC3_NUMLED#
○KBC3_PWRBTN#
○KBC3_RSMRST#
○KBC3_RUNSC#
○KBC3_SMDATA#
○KBC3_SPKMUTE
○KBC5_KSO(10)
○KBC5_KSO(11)
○KBC5_KSO(12)
○KBC5_KSO(13)
○KBC5_KSO(14)
○KBC5_KSO(15)
○LAN3_ACTLED#
○LID3_SWITCH#

○LPC3_LFRAME#
○MCD3_SDDATA0
○MCD3_SDDATA1
○MCD3_SDDATA2
○MCD3_SDDATA3
○MCH3_EXTTSS0#

○THM3_ALERT#
○VCCP3_PWRGD
○BAT3_DETECT#
○BAT3_SMDATA#
○CHP3_RTCSRST#
○SMB3_ALERT#
○MIN3_CLKREQ#
○PCI3_CLKRUN#
○CHP3_NB_PWRGD
○CHP3_SATALED#
○CHP3_SB_TEST0
○CHP3_SB_TEST2
○CHP3_SUSSTAT#
○PEG3_HPD_HDMI

○PEG5_HDMI_CLK
○AUD5_LINE_O_LEFT
○AUD5_HP_O_RIGHT
○AUD5_MIC1_RIGHT
○AUD5_MIC2_RIGHT
○AUD5_HP_O_LEFT
○AUD5_MIC1_LEFT
○AUD5_MIC2_LEFT
○AUD5_MIC2_VREF
○CHP1_THRMTRIP#
○CHP3_BIOS_CRI#
○CHP3_INTRUDER#

○CPU1_PROCHOT#

○CPU1_VDD0_FB#
○CPU1_VDD1_FB#
○CPU1_VDDIO_FB
○CPU1_VDDNB_FB
○HDA3_AUD_BCLK
○HDA3_AUD_RST#
○HDA3_AUD_SDIO
○HDA3_AUD_SYNC
○HDA3_MDC_BCLK
○HDA3_MDC_RST#
○HDA3_MDC_SDIO
○HDA3_MDC_SYNC
○KBC3_CAPSLED#
○KBC3_NB_PWRGD#
○VRM3_CPU_PWRGD
○CPU1_ALL_IDTSTP
○KBC3_BLKCPWRSW#
○KBC3_LED_POWER#
○KBC3_PWRON_INV#
○USB3_SUB_PWRON#
○CHP3_STRAP
○KBC3_LED_CHARGE#
○KBC3_THERM_SMCLK
○LAN3_LINK10_100#
○CPU1_THRMTRIP#
○CPU1_VDDIO_FB#
○CPU1_VDDNB_FB#
○CPU3_THRMTRIP#
○USB3_SUB_DISCHG#
○AUD5_LINE_O_RIGHT
○KBC3_THERM_SMDATA
○PEG3_HDMI_SUB_CLK

○PEG5_HDMI_SUB_CLK
○PEG3_HDMI_SUB_DATA

1

○KBC3_CHKPWRSW#
○KBC3_LED_ACIN#
○KBC3_USBPWRON#
○LAN3_LINK1000#
○PEG5_HDMI_DATA
○KBC3_WAKESCI#
○LCD3_EDID_CLK
○PEG5_HDMI_SUB_DATA

○HDMI3_MS
○SMB3_CLK
○SPI3_CLK
○ADT3_SEL#
○AUD3_BEEP
○AUD3_SPKR
○KBC3_A2OG
○KBC3_VRON
○CTRL_12
○SPK5_L+
○SPK5_L-
○SPK5_R+
○SPK5_R-
○FAN5_VDD


○T_L_BUTTON#
○T_L_BUTTON#
○KBC3_BKLTON
○KBC3_RST#
○KBC5_TCLK
○KBC5_TDATA
○P3.3V_AUX_EXP
○P1.8V_P2.5V_LAN
○VDC
○VREF
○VDC_INV
○VDC_ADPT
○VDD_CPU_NB
○P1.1V
○P3.3V_MCD
○P5.0V_ALW
○P5.0V_AMP
○P5.0V_AUD
○P5.0V_AUX
○GROUND
○GROUND
○GROUND
○GROUND
○GROUND
○GROUND
○GROUND
○GROUND
○GATE
○CPU_CORE0
○CPU_CORE1
○G_AUD
○G_CHG
○G_CPU
○G_DDR
○G_MIC

○G_P1.2V
○G_P3.3V
○LCD_VDD3V
○P0.9V
○P1.2V
○P1.5V
○P1.8V
○P2.5V
○P5.0V_SUB
○P12.0V_ALW
○P3.3V_HDMI
○P4.75V_AUD
○P5.0V_FILT
○P3.3V_MICOM
○P3.3V
○PRTC_BAT
○P1.2V_AUX
○P1.2V_LAN
○P1.5V_EXP
○P1.8V_AUX
○P3.3V_AUX
○P3.3V_EXP
○VCC_NB
○P5.0V
○VCC_CRT


DRAW	HS CHO	DATE	1/10/2008	TITLE	DRESDEN-INT	SAMSUNG
CHECK	HS LEE / BM LEE	DEV. STEP	MP (PR)			ELECTRONICS
APPROVAL	YB CHUN	REV	1.00	TP		PART NO.
MODULE CODE	undefined	LAST EDIT	December 24, 2008 14:36:53 PM	PAGE	47	BA41-01024*6A
				OF	49	

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Sub Board (1/2)



Sub Board (2/2)



DRAW	HS CHO	DATE	11/26/2007	TITLE	DRESDEN-INT SUB SUB BOARD (2/2)	SAMSUNG ELECTRONICS
CHECK	HS LEE / BM LEE	DEV. STEP	MP(PR)			PART NO. BA41-01024-6A
APPROVAL	YB CHUN	REV	1.00			
MODULE CODE		LAST EDIT		December 24, 2008 14:36:53 PM	PAGE 49 OF 49	

Index_Page

Sheet1 ----- Root[sheet1]
Sheet2 ----- Root[sheet2]
Sheet3 ----- Root[sheet3]
Sheet4 ----- Root[sheet4]
Sheet5 ----- Root[sheet5]
Sheet6 ----- Root[sheet6]
Sheet7 ----- Root[sheet7]
Sheet8 ----- Root[sheet8]
Sheet9 ----- Root[sheet9]
Sheet10 ----- Root[sheet10]
Sheet11 ----- Root[sheet11]
Sheet12 ----- Root[sheet12]
Sheet13 ----- Root[sheet13]
Sheet14 ----- Root[sheet14]
Sheet15 ----- Root[sheet15]
Sheet16 ----- Root[sheet16]
Sheet17 ----- Root[sheet17]
Sheet18 ----- Root[sheet18]
Sheet19 ----- Root[sheet19]
Sheet20 ----- Root[sheet20]
Sheet21 ----- Root[sheet21]
Sheet22 ----- Root[sheet22]
Sheet23 ----- Root[sheet23]
Sheet24 ----- Root[sheet24]
Sheet25 ----- Root[sheet25]
Sheet26 ----- SPL_BIOS_ROM_16Mbit[sheet1]
Sheet27 ----- Root[sheet26]
Sheet28 ----- LCD_IF_14p1[sheet1]
Sheet29 ----- Graphics_IF_CRT[sheet1]
Sheet30 ----- Express_Card[sheet1]
Sheet31 ----- Multi_MV_Au6371[sheet1]
Sheet32 ----- PCIE_Minicard_Slot[sheet1]
Sheet33 ----- Root[sheet27]
Sheet34 ----- Root[sheet28]
Sheet35 ----- Root[sheet29]
Sheet36 ----- Root[sheet30]
Sheet37 ----- Root[sheet31]
Sheet38 ----- Root[sheet32]
Sheet39 ----- Root[sheet33]
Sheet40 ----- Root[sheet34]
Sheet41 ----- Root[sheet35]
Sheet42 ----- Root[sheet36]
Sheet43 ----- Root[sheet37]
Sheet44 ----- Root[sheet38]
Sheet45 ----- Root[sheet39]
Sheet46 ----- Root[sheet40]
Sheet47 ----- Root[sheet41]
Sheet48 ----- Root[sheet42]
Sheet49 ----- Root[sheet43]
Sheet50 ----- Root[sheet44]

Sheet51 ----- Root[sheet45]
Sheet52 ----- Root[sheet46]
Sheet53 ----- Root[sheet47]
Sheet54 ----- Root[sheet48]
Sheet55 ----- Root[sheet49]

<http://mycomp.su/xl>