



JM41 Block Diagram

Project code: 91.4CQ01.001
PCB P/N : 48.4CQ01.011
REVISION : 08266-1



SYSTEM DC/DC TPS51125 36	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(5A) 5V_AUX_S5 3D3V_AUX_S5
RT8202 37	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(10A)
RT8202 38	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3(11A)
RT9026 39	
INPUTS	OUTPUTS
5V_S5	DDR_VREF_S3 (1.2A)
CHARGER MAX8731A 41	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
CPU DC/DC ADP3207A 35	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0~1.3V 64A
VGA ISL6263A 40	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE (7A)

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for destttop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode,(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Hot-plug enabled Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration


Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 =Digital display Port and PCIe are operating simulatanously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size A3	Document Number		Rev
	JM41 UMA		-1
Date: Sunday, March 01, 2009	Sheet 2	of	40



http://hobi-elektronika.net


http://hobi-elektronika.net



http://hobi-elektronika.net

http://hobi-elektronika.net









http://hobi-elektronika.net

7 H_A#(35..3) <<< H_A#(35..3)










Place these inside socket
cavity on L8(North side Secondary)




Place these inside socket
cavity on L8(North side Secondary)







Place them near to the chip (< 0.5")






HOST








Title			
<i>Cantiga (5 of 6)</i>			
Size	Document Number	Rev	
	JM41 UMA	-1	
Date:	Sunday, March 01, 2009	Sheet	11 of 40





http://hobi-elektronika.net

Integrated VccSus1_05, VccSus1_5, VccCL1_5

INTVRMEN	High=Enable Low=Disable
LAN100_SLP	High=Enable Low=Disable

Integrated VccLan1_05VccCL1_05

LAN100_SLP	High=Enable Low=Disable
------------	-------------------------

Pin Configuration:

Pin	Signal	Component
24, 28	RTC_BAT	RTC_BAT
3	3D3V_S5	3D3V_S5
1	3D3V_AUX_S5	3D3V_AUX_S5
1	RTC_AUX_S5	RTC_AUX_S5
1	INTVRMEN	INTVRMEN
1	HDMI_EN	HDMI_EN
1	HDMI_DIS	HDMI_DIS
1	3D3V_S0	3D3V_S0
1	MEDIA_LED#	MEDIA_LED#
1	8 HDA_RST#_NB	8 HDA_RST#_NB
1	8 HDA_SDO_NB	8 HDA_SDO_NB
1	8 HDA_SYNC_NB	8 HDA_SYNC_NB
1	8 HDA_BCLK_NB	8 HDA_BCLK_NB
1	22 ACZ_RST#	22 ACZ_RST#
1	22 ACZ_SDATAOUT	22 ACZ_SDATAOUT
1	22 ACZ_SYNC	22 ACZ_SYNC
1	22 ACZ_BITCLK	22 ACZ_BITCLK

Core Design

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ICH9-M (1 of 4)


JM41 UMA

Date: Thursday, March 05, 2009 Sheet 13 of 40




[illegible]




SB_20090205





*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail



http://hobi-elektronika.net




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






http://hobi-elektronika.net



DDR3 SOCKET_2



LCD/CCD CONN

<http://hobi-elektronika.net>
Internal MIC






-1_20090301

<Core Design>



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT BD CONN	
Size	Document Number
JM41 UMA	
Date: Thursday, March 05, 2009	Sheet 20 of 40
Rev -1	

SSD SATA Connector




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	JM41 UMA		-1
Date:	Thursday, March 05, 2009	Sheet	21 of 40





SB_20090205




SB_20090205

-1_20090301




Close Pim.39 and Pin.46



Close Pim.1 and Pin.9

<Core Design>

Internal Speaker



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO JACK

Size

Document Number


JM41 UMA

Rev

-1


Date: Thursday, March 05, 2009


Sheet 23 of 40



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARDREADER BD CONN			
Size	Document Number		Rev
	JM41 UMA		-1
Date:	Thursday, March 05, 2009	Sheet	24 of 40










<Core Design>

CPU TEMP:

H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near thermal diode


for CPU thermal diode





Channel 1: CPU
Channel 2: Palmrest
Channel 3: T8

ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL



SHDN SEL		TRIP SET	
PULL UP RESISTOR	MODE OF OPERATION	Ttrip(degree)	RSET(1%)
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED	85	562
	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED	86	604
	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED	87	649
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED	88	698
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED	89	750
15K OHM	INTERNAL DIODE	90	787
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED	91	845
>=33K OHM	EXTERNAL DIODE 2 DIODE MODE-BETA COMPENSATION DISABLED, REC DISABLED	92	909
	EXTERNAL DIODE 2 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED	93	953
	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED	94	1020
	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED	95	1100







GOLDEN FINGER FOR DEBUG BOARD



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size

Document Number

Rev


JM41 UMA

-1

Date: Thursday, March 05, 2009


Sheet 29 of 40

TOUCH PAD





<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD			
Size	Document Number		Rev
	JM41 UMA		-1
Date:	Thursday, March 05, 2009	Sheet	30 of 40



-1_20090301



<Core Design>







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		LED	
Size	Document Number	JM41_UMA	Rev
Date: Thursday, March 05, 2009		Sheet 31 of 40	-1


ODD Power

<http://hobi-elektronika.net>

Run Power










Iomax=18A
OCP>=27A




79.33719.L01
2ND = 77.C3371.051

79.33719.L01
2ND = 77.C3371.051


SB_20090203



<Core Design>



Iomax=1.2A
OCP>2A



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT9026 0D75V

Size
A3


Document Number

JM41 UMA

Rev
-1

Date: Thursday, March 05, 2009

Sheet 37 of 40



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY			
Size A2	Document Number		Rev
	JM41 UMA		-1
Date: Sunday, March 01, 2009		Sheet 40 of 40	