



820-2996-11-BOT MLB 位置圖 0908



820-2996-11-TOP MLB 位置圖 0908



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
10	0001231154	ENGINEERING RELEASED	2011-09-06


J2 MLB - DVT OK2FAB
LAST_MODIFIED= Tue Sep 6 17:35:11 2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	MIKE	NA
2	2	BLOCK DIAGRAM: SYSTEM	J2DEV	N/A
3	4	BOM TABLES	MIKE	N/A
4	6	AP: MAIN	MIKE	N/A
5	7	AP: I/Os	JOE	N/A
6	8	AP: NAND	MIKE	N/A
7	9	AP: TV,DP,MIPI	JOE	01/13/2011
8	10	AP: DDR	MIKE	N/A
9	11	AP: POWER	MIKE	N/A
10	12	AP: MISC & ALIASES	ALEX	N/A
11	13	AP: VIDEO BUFFER,BB USB MUXES	CHOPIN	12/10/2010
12	14	NAND	MIKE	N/A
13	16	DDR 0 AND 1	MIKE	06/21/2010
14	17	DDR 2 AND 3	MIKE	06/21/2010
15	21	MLB ALIASES/CONNECTIONS	ALEX	09/30/2010
16	22	VIDEO: EDP CONNECTOR	JOE	01/19/2011
17	30	GRAPE: GROUNDHOG,CONN,BOOST	RAMSIN	12/17/2010
18	31	GRAPE: Z1, Z2	RAMSIN	12/17/2010
19	36	AUDIO: L63B CODEC	KAVITHA	02/03/2011
20	37	AUDIO: SPEAKER AMP	KAVITHA	02/03/2011
21	38	AUDIO: HEADPHONE OUT	KAVITHA	02/03/2011
22	42	AUDIO: DETECT/MIC BIAS	KAVITHA	02/03/2011
23	43	AUDIO: HP/MIC FILTERS	KAVITHA	02/03/2011
24	54	CONNECTOR: SENSOR	MARK	01/11/2011
25	55	SENSOR PANEL FILTERS 1	MARK	01/11/2011
26	56	SENSOR PANEL FILTERS 2	MARK	01/11/2011
27	57	IO FLEX: DOCK COMPONENTS	JOE	01/19/2011
28	58	DISPLAY PORT MISC	JOE	01/19/2011
29	59	IO FLEX: B2B CONNECTOR	JOE	01/19/2011
30	60	CONNECTOR: X26	JOE	01/19/2011
31	61	WLAN BB & POWER	X26_WIFI_MIKE_BT	09/01/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
32	62	WLAN 2.4GHZ AND ANT	X26_WIFI_MIKE_BT	09/01/2011
33	63	WLAN 5GHZ AND TEST POINTS	X26_WIFI_MIKE_BT	09/01/2011
34	75	POWER: BATTERY CONNECTOR	MADHAVI	01/13/2011
35	80	POWER ALIASES	MADHAVI	01/13/2011
36	81	POWER: AMELIA PMU	MADHAVI	01/13/2011
37	82	POWER: AMELIA PMU	MLB	01/14/2011
38	83	POWER: AMELIA VSS	MADHAVI	01/13/2011
39	90	DEBUG AND MISC	ALEX	10/04/2010
40	93	FCT/ICT TEST/BRACKETS	ALEX	10/04/2010
41	150	CONSTRAINTS: MLB RULES	MIKE	01/21/2011
42	151	CONSTRAINTS: LOW SPEED BUS	MIKE	01/21/2011
43	152	CONSTRAINTS: DISPLAY/AUDIO	MIKE	01/21/2011
44	153	CONSTRAINTS: DDR/FMI	MIKE	01/21/2011
45	154	CONSTRAINTS: POWER / GND	MIKE	01/21/2011
46	155	CONSTRAINTS: DEBUG	MIKE	01/21/2011
47	156	FUNC TEST POINTS	MIKE	01/21/2011
48	157	FUNC TEST POINTS	MIKE	01/21/2011

DRAWING
DRAWING
MLB
Schematic / PCB #'s

SYNC_MASTER=MIKE		SYNC_DATE=NA	
DRAWING TITLE		DRAWING NUMBER	
SCH, J2, MLB		051-8773	
 Apple Inc.		SIZE D	
REVISION		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 1 OF 157	
		SHEET 1 OF 48	



SYNC MASTER=J2DEV		SYNC DATE=N/A	
BLOCK DIAGRAM: SYSTEM			
 Apple Inc.	DRAWING NUMBER	051-8773	SIZE
	REVISION	10.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			2 OF 157
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET
II NOT TO REPRODUCE OR COPY IT			2 OF 48
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

```
COMMON
ALTERNATE

16GB_PROD
32GB_PROD
64GB_PROD
128GB_PROD
```

```
DEVELOPMENT_JTAG
DEVELOPMENT_JTAG_TAP
JTAG_DAP
```

SPEAKER
INTERNAL_MIC

NAND_IO_1V8
NAND_IO=3V3

SNOTE
DEV
MLB
J2

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE
AUDIO	SPEAKER, INTERNAL_MIC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7691	1	EEEE FOR 639-2352 (J1 16G)	EEEE_DNKT	CRITICAL	EEEE_J1_16G
825-7691	1	EEEE FOR 639-2058 (J1 32G)	EEEE_DM2N	CRITICAL	EEEE_J1_32G
825-7691	1	EEEE FOR 639-2059 (J1 64G)	EEEE_DM2P	CRITICAL	EEEE_J1_64G
825-7691	1	EEEE FOR 639-2353 (J2 16G)	EEEE_DNKV	CRITICAL	EEEE_J2_16G
825-7691	1	EEEE FOR 639-1572 (J2 32G)	EEEE_DHWV	CRITICAL	EEEE_J2_32G
825-7691	1	EEEE FOR 639-1871 (J2 64G)	EEEE_DKQL	CRITICAL	EEEE_J2_64G
825-7691	1	EEEE FOR 639-1870 (J2 128G)	EEEE_DKOK	CRITICAL	EEEE_J2_128G
825-7691	1	EEEE FOR 639-2844 (J2A 16G)	EEEE_DRJQ	CRITICAL	EEEE_J2A_16G
825-7691	1	EEEE FOR 639-2826 (J2A 32G)	EEEE_DRF6	CRITICAL	EEEE_J2A_32G
825-7691	1	EEEE FOR 639-2827 (J2A 64G)	EEEE_DRF5	CRITICAL	EEEE_J2A_64G

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM_OPTION
806-2105	1	FENCE, NAND, TOP, MLB, J2	PD_FENCE_NAND	CRITICAL	
806-1857	1	FENCE, LARGE, TOP, MLB, J2	PD_FENCE_LARGE	CRITICAL	
806-2349	1	FENCE, SMALLER, TOP, MLB, J2	PD_FENCE_SMALL	CRITICAL	
806-1860	1	FENCE, 1, BTM, MLB, J2	PD_FENCE_BTMT1	CRITICAL	
806-1865	1	FENCE, 2, BTM, MLB, J2	PD_FENCE_BTMT2	CRITICAL	
806-2352	1	FENCE, SMALLER, BTM, MLB, J2	PD_FENCE_BTMT3	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8773	1	SCH,MLB,J2	SCH1	CRITICAL	?
820-2996	1	PCBF,MLB,J2	PCB1	CRITICAL	?
085-3058	1	DEV BOM,MLB,J2	DEV1		?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0533	1	IC,SOC,H4G,FCBGA1225	U0600	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380561	1	IC,PMU,AMELIA,D1974AB	U8100	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0579	2	SDRAM, LPDDR2, 512MB, SAMSUNG 4GB	U1600, U1700	CRITICAL	?

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
333S0580	333S0579		U1600,U1700	LPDDR2,HYNIX 44NM
333S0581	333S0579		U1600,U1700	LPDDR2,ELPIDA 45NM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	1	HYNIX 26NM PPN1.0 16GB	U1400	CRITICAL	16GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0804	335S0781	16GB_PROD	U1400	TOSHIBA 24NM PPN1.0

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0781	2	HYNIX 26NM PPN1.0 16GB	U1400,U1410	CRITICAL	32GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0804	335S0781	32GB_PROD	U1400,U1410	TOSHIBA 24NM PPN1.0


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM_OPTION
335S0782	2	HYNIX 26NM PPN1.0 32GB	U1400,U1410	CRITICAL	64GB_PROD


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0805	335S0782	64GB_PROD	U1400,U1410	TOSHIBA 24NM PPN1.0





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0814	2	HYNIX 26NM PPN1.0 64GB	U1400,U1410	CRITICAL	128GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0806	335S0814	128GB_PROD	U1400,U1410	TOSHIBA 24NM PPN1.0

SYNC MASTER=MIKE		SYNC DATE=NA	
PAGE TITLE			
BOM TABLES			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	4 OF 157
		SHEET	3 OF 48







U0600 H4G (4 OF 12)			
44 12 6	FMIO_CEO_L	AH31	FMIO_CEN0
44 12 6	FMIO_CE1_L	AF31	FMIO_CEN1
44 12 6	NC_FMIO_CE2_L	AD28	FMIO_CEN2
44 12 6	NC_FMIO_CE3_L	AG29	FMIO_CEN3
44 12 6	NC_FMIO_CE4_L	Y29	FMIO_CEN4
44 12 6	NC_FMIO_CE5_L	AH28	FMIO_CEN5
44 12 6	NC_FMIO_CE6_L	AG28	FMIO_CEN6
44 12 6	NC_FMIO_CE7_L	AM31	FMIO_CEN7
44 12 6	FMIO_AD<0>	AG35	FMIO_IO0
44 12 6	FMIO_AD<1>	AF35	FMIO_IO1
44 12 6	FMIO_AD<2>	AH35	FMIO_IO2
44 12 6	FMIO_AD<3>	AH33	FMIO_IO3
44 12 6	FMIO_AD<4>	AG31	FMIO_IO4
44 12 6	FMIO_AD<5>	AG32	FMIO_IO5
44 12 6	FMIO_AD<6>	AG34	FMIO_IO6
44 12 6	FMIO_AD<7>	AH32	FMIO_IO7
44 12 6	FMIO_ALE	AE32	FMIO_ALE
44 12 6	FMIO_CLE	AF33	FMIO_CLE
44 12 6	FMIO_WE_L	AH34	FMIO_WEN
44 12 6	FMIO_RE_N	AE33	FMIO_REN
44 12 6	FMIO_DQS_P	AG33	FMIO_DQS
44 12 6	FMI1_CEO_L	AJ33	FMI1_CEN0
44 12 6	FMI1_CE1_L	AN33	FMI1_CEN1
44 12 6	NC_FMI1_CE2_L	AD30	FMI1_CEN2
44 12 6	NC_FMI1_CE3_L	AE30	FMI1_CEN3
44 12 6	NC_FMI1_CE4_L	AJ31	FMI1_CEN4
44 12 6	NC_FMI1_CE5_L	AJ30	FMI1_CEN5
44 12 6	NC_FMI1_CE6_L	AL31	FMI1_CEN6
44 12 6	NC_FMI1_CE7_L	AK31	FMI1_CEN7
44 12 6	FMI1_AD<0>	AL32	FMI1_IO0
44 12 6	FMI1_AD<1>	AN35	FMI1_IO1
44 12 6	FMI1_AD<2>	AK32	FMI1_IO2
44 12 6	FMI1_AD<3>	AK33	FMI1_IO3
44 12 6	FMI1_AD<4>	AL33	FMI1_IO4
44 12 6	FMI1_AD<5>	AK34	FMI1_IO5
44 12 6	FMI1_AD<6>	AM33	FMI1_IO6
44 12 6	FMI1_AD<7>	AJ35	FMI1_IO7
44 12 6	FMI1_ALE	AN34	FMI1_ALE
44 12 6	FMI1_CLE	AK35	FMI1_CLE
44 12 6	FMI1_WE_L	AM35	FMI1_WEN
44 12 6	FMI1_RE_N	AL35	FMI1_REN
44 12 6	FMI1_DQS_P	AL34	FMI1_DQS

U0600 H4G (4 OF 12)	
FMIO_CEN0	AE35 SPK_ID
FMIO_CEN1	AB28 NC_FMI2_CE1_L
FMIO_CEN2	AA28 NC_FMI2_CE2_L
FMIO_CEN3	AB30 NC_FMI2_CE3_L
FMIO_CEN4	AE28 PM_LCDVDD_PWREN
FMIO_CEN5	AF28 NC_FMI2_CE5_L
FMIO_CEN6	AA29 RST_GRAPE_L
FMIO_CEN7	AB31 GRAPE_FW_DNLD_EN_L
FMIO_CEN0	W31 NC_FMI3_CEO_L
FMIO_CEN1	W28 NC_FMI3_CE1_L
FMIO_CEN2	W29 NC_FMI3_CE2_L
FMIO_CEN3	V30 NC_FMI3_CE3_L
FMIO_CEN4	AG30 NC_FMI3_CE4_L
FMIO_CEN5	AC30 NC_FMI3_CE5_L
FMIO_CEN6	AH30 NC_FMI3_CE6_L
FMIO_CEN7	AE31 NC_FMI3_CE7_L
FMIO_CEN0	AA34 NC_FMI3_AD<0>
FMIO_CEN1	W33 NC_FMI3_AD<1>
FMIO_CEN2	AA33 NC_FMI3_AD<2>
FMIO_CEN3	V34 NC_FMI3_AD<3>
FMIO_CEN4	AA30 NC_FMI3_AD<4>
FMIO_CEN5	V31 NC_FMI3_AD<5>
FMIO_CEN6	W32 NC_FMI3_AD<6>
FMIO_CEN7	Y30 NC_FMI3_AD<7>
FMIO_CEN0	Y33 NC_FMI3_ALE
FMIO_CEN1	W30 NC_FMI3_CLE
FMIO_CEN2	AA32 NC_FMI3_WE_L
FMIO_CEN3	AA31 NC_FMI3_RE_L
FMIO_CEN4	Y32 NC_FMI3_DQS

FMIO2-3_CEN IS 3.0V

NEW GPIO FOR J2. FILE A RADAR

CHECK WITH GRAPE ON VOLTAGE FOR THESE TWO SIGNALS

CHECK CONNECTION FOR VSSA18_T5

SYNC MASTER=MIKE

SYNC DATE=N/A

AP: NAND

Apple Inc.

DRAWING NUMBER

051-8773

SIZE

D

REVISION

10.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE

8 OF 157


SHEET


6 OF 48



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13280279	13280154		C0960, C0961	RADAR:9624625

SYNC MASTER=JOE		SYNC DATE=01/13/2011	
PAGE TITLE			
AP: TV, DP, MIPI			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 157
		SHEET	7 OF 48





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0702	138S0657		C1106,C1102	QTY 17 RADAR:8837828

C1109, C1102, C1103, C1117,
C1154, C1155, C1156, C1158,
C1191, C1195, C1196, C1197,
C1198, C1199, C1201, C1202

SYNC MASTER=MIKE

SYNC DATE=N/A

AP: POWER

Apple Inc.

DRAWING NUMBER

051-8773

SIZE

D

REVISION

10.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


BRANCH

PAGE


11 OF 157


SHEET

9 OF 48



SYNC MASTER=ALEX		SYNC DATE=N/A	
PAGE TITLE			
AP: MISC & ALIASES			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	12 OF 157
		SHEET	10 OF 48







TEST POINTS

DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA

44 12 6	FMIO_AD<0>	TP	TP1400
44 12 6	FMIO_ALE	TP	TP1401
44 12 6	FMIO_CLE	TP	TP1402
44 12 6	FMIO_RE_N	TP	TP1403
44 12 6	FMIO_WE_L	TP	TP1404
44 12 6	FMII_AD<0>	TP	TP1405
44 12 6	FMII_ALE	TP	TP1406
44 12 6	FMII_CLE	TP	TP1407
44 12 6	FMII_RE_N	TP	TP1408
44 12 6	FMII_WE_L	TP	TP1409

SYNC MASTER=MIKE		SYNC DATE=N/A	
PAGE TITLE			
NAND			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	14 OF 157
		SHEET	12 OF 48





D

C

B

A

D

C

B

A

WIFI ALIASES

42	4	<u>HSIC1 WLAN DATA1</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>HSIC DATA 4330</u>	<u>31</u>	<u>33</u>
42	4	<u>HSIC1 WLAN STB1</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>HSIC STROBE 4330</u>	<u>31</u>	<u>33</u>
42	5	<u>HSIC HOST READY WLAN</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>WLAN GPIO1</u>	<u>31</u>	<u>33</u>
42	5	<u>HSIC WLAN_RDY</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>HSIC_DEVICE_READY</u>	<u>31</u>	
45	37	<u>RST WLAN_L</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>WLAN_ENABLE</u>	<u>31</u>	<u>33</u>
37		<u>PM WLAN HOST WAKE</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>WLAN GPIO0</u>	<u>31</u>	<u>33</u>
45	37	<u>RST_BT_L</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT RESET_N</u>	<u>31</u>	<u>33</u>
37		<u>PM_BT_HOST_WAKE</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_HOST_WAKE</u>	<u>31</u>	<u>33</u>
5		<u>PM_BT_WAKE</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_WAKE</u>	<u>31</u>	<u>33</u>
42	5	<u>UART3_BT_RXD</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_UART_TXD</u>	<u>31</u>	<u>33</u>
42	5	<u>UART3_BT_TXD</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_UART_RXD</u>	<u>31</u>	<u>33</u>
42	5	<u>UART3_BT_CTS_L</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_UART_RTS_N</u>	<u>31</u>	<u>33</u>
42	5	<u>UART3_BT_RTS_L</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_UART_CTS_N</u>	<u>31</u>	<u>33</u>
42	37	<u>CLK_32K_WLAN</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>CLK32K</u>	<u>32</u>	<u>33</u>
42	19	<u>I2S2_VSP_BCLK</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_PCM_CLK</u>	<u>31</u>	
42	19	<u>I2S2_VSP_DOUT</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_PCM_DIN</u>	<u>31</u>	
42	19	<u>I2S2_VSP_DIN</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_PCM_DOUT</u>	<u>31</u>	
42	19	<u>I2S2_VSP_LRCK</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_PCM_SYNC</u>	<u>31</u>	
42	5	<u>UART6_WLAN_RXD</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>WLAN_GPIO4</u>	<u>31</u>	<u>33</u>
42	5	<u>UART6_WLAN_TXD</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>WLAN_GPIO3</u>	<u>31</u>	<u>33</u>

UART ALIASES


42	5	<u>UART0_AP_RXD</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>UART0_MUX_RXD</u>	<u>11</u>	<u>42</u>
42	5	<u>UART0_AP_TXD</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>UART0_MUX_TXD</u>	<u>11</u>	<u>42</u>

OBSOLETE ALIASES

	<u>NC_EXT_SMPS_REQ</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>EXT_SMPS_REQ</u>	
	<u>NC_EXT_PWM_REQ</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>EXT_PWM_REQ</u>	
	<u>NC_BT_GPIO5</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>BT_GPIO5</u>	<u>31</u>
	<u>TP_WLAN_GPIO5</u>	<u>NAME</u>	<u>BASECPTM0</u>	<u>==</u>	<u>WLAN_GPIO5</u>	<u>31</u>

45 30 5 GSM_TXBURST_IND NAME BASECPTM0 == LED_DRIVE_GSMB
NEED TO DOUBLE CHECK IF WE NEED THIS IN IPAD, OR IF THIS MIGHT BE A PHONE SPECIFIC ISSUE

SYNC MASTER=ALEX		SYNC DATE=09/30/2010	
PAGE TITLE			
MLB ALIASES/CONNECTIONS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	21 OF 157
		SHEET	15 OF 48



MOSFET	SIA413DJ
CHANNEL	P-TYPE
RDS(ON)	100MOHM @-1.5V
IMAX	3 A
VGS MAX	+/- 8V

EDP CONNECTOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0903	376S0796		Q2200	RADAR:8379470
155S0667	155S0583			RADAR:8616060, RADAR: 9015335

SYNC MASTER=JOE

SYNC DATE=01/19/2011

VIDEO: EDP CONNECTOR

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8773

SIZE

D

REVISION

10.0.0

BRANCH

PAGE

22 OF 157

SHEET

16 OF 48

D

C



A

8



6

5

1

D



B

A

D

C

B

A

D

C

B

A

D

C

B


A

SPEAKER AMPLIFIER

APN:353S3317)
TURN ON TIME: 3.5MS
75HZ +/- XXX%
TURN ON DELAY: ?MS

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC

L63 LINEOUT2A IS CONNECTED TO U3700
L63 LINEOUT2B IS CONNECTED TO U3710



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 157
		SHEET	20 OF 48

D

C

B

A


D

C


B

A

HEADPHONE OUTPUT ZOBEL NETWORK



DOCK LINE OUTPUT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: HEADPHONE OUT			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38	OF 157
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		21	OF 48
IV ALL RIGHTS RESERVED			

D

C

B

A

D


C

B


A

HEADPHONE JACK CONNECTION IS ON FRONT PANEL FLEX, CSA 55/PDF 29

PLACE ALL COMPONENTS NEAR J5401



HEADSET JACK INSERTION DETECT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: HP/MIC FILTERS			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8773		D
	REVISION		
10.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		43 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		23 OF 48	
IV ALL RIGHTS RESERVED			

D

C

B



A

D


C


B

A



SYNC MASTER=MARK		SYNC DATE=01/11/2011	
PAGE TITLE			
CONNECTOR: SENSOR			
 Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		BRANCH	
		PAGE	54 OF 157
		SHEET	24 OF 48





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0090	377S0081		D25751	RADAR:8972666
377S0111	377S0099		D25710,D25711	RADAR:8849707
377S0107	377S0066		D5700,D5701,D5702,D5703	RADAR:8947642
155S0625	155S0559		L5700,L5701	RADAR:8423156
377S0116	377S0108		D25760	RADAR:8370432
155S0725	155S0276	FL0600, FL5707, FL5708, FL5711	QTY 4 RADAR:9625553	
155S0513	155S0320		L5762	RADAR:9625601

SYNC MASTER=JOE

SYNC DATE=01/19/2011

IO FLEX: DOCK COMPONENTS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8773

REVISION

10.0.0


BRANCH


PAGE

57 OF 157


SHEET

27 OF 48






X26 CELLULAR/GPS CONNECTOR



WLAN/BT POWER


WLAN/BT BASEBAND




ALTERNATE PARTS AVAILABLE:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180548	31180398	ANDGATE_TI	U8	TI
15580657	15580537	FERRITE_TY	FL2,FL4	TAIYO YUDEN
15580337	15580444	FERRITE_TDK	FL6,FL9	TDK

SUPPLY FILTERING




HSIC READY KLUDGE




BOOTSTRAPPING OPTIONS


GPIO6	SDIO_DATA2	SDIO_DATA1	MODE	DEF.ARM STATE
0	X	X	SDIO	RESET
1	0	X	GSPI	RESET
1	1	0	HSIC	RUNNING
1	1	1	BOOTLOADERLESS HSIC	RUNNING

PULL-UP/DOWN RESISTORS



BOOTSTRAP RESISTORS





5GHZ FRONT-END CONTROL

VCRL1	VCTL2	PA_EN	LNA_EN	MODE
1	0	0	1	RX SUPERBYPASS MODE -- 26DB GAIN STEP
0	1	0	1	RX
1	0	1	0	TX

5GHZ LNA

5GHZ T/R SWITCH


5GHZ BPF

5GHZ PA

TEST POINTS

TEST AND PROBE POINTS

PAGE TITLE		
WLAN 5GHZ AND TEST POINTS		
 Apple Inc.	DRAWING NUMBER	051-8773
	REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		63 OF 157
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		33 OF 48
IV ALL RIGHTS RESERVED		



[illegible]

PROGRAMMABLE ON/OFF

```

45 36 PP1V8 ALWAYS == PP1V8 ALWAYS 5
      MAKE BASE=TRUE
      VOLTAGE=1.8V
      MIN LINE WIDTH=0.2 MM
      MIN NECK WIDTH=0.1 MM
      NET SPACING TYPE=PWR
      MAX NECK LENGTH=3 MM

```

VOUT_LED_B 45 37 PPLED_OUT_B == PPLED_REG_B 16
MAKE BASE=TRUE
VOLTAGE=20.4V
MIN LINE WIDTH=0.6 MM NET SPACING TYPE=PWR
MIN NECK WIDTH=0.2 MM MAX NECK LENGTH=3 MM


```


45 37 PP5V25 VLMC2 == PP5V25 GRAPE_VDDH
MAKE BASE=TRUE
VOLTAGE=5.25V
MIN LINE WIDTH=0.6 MM
MIN NECK WIDTH=0.25 MM
NET SPACING TYPE=PWR
MAX NECK LENGTH=3 MM

```


```
GND
MAKE BASE=TRUE
VOLTAGE=0V
MIN LINE WIDTH=0.3MM
MIN NECK WIDTH=0.15MM
NET SPACING TYPE=GND
MAX NECK LENGTH=5 MM
```


SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
PAGE TITLE			
POWER ALIASES			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		80 OF 157	
		SHEET	
		35 OF 48	

ALTERNATE FOUNDRY



SYNC MASTER=MLB		SYNC DATE=01/14/2011	
PAGE TITLE			
POWER: AMELIA PMU			
	DRAWING NUMBER		SIZE
	051-8773		D
	REVISION		
Apple Inc.		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		82 OF 157	
SHEET			
37 OF 48			





MLB CONSTRAINTS

BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, BGA06-06		MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES
45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	ISL1, ISL12	Y	0.110 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL5, ISL8	Y	0.077 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL3	Y	0.055 MM	0.050 MM	3.0 MM		
45_OHM_SE	*	N	0.055 MM	0.050 MM	3.0 MM		

50 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	ISL1, ISL12	Y	0.088 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL3	Y	0.050 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL5, ISL8	Y	0.062 MM	0.050 MM	3.0 MM		
50_OHM_SE	*	N	0.050 MM	0.050 MM	3.0 MM		

DIFFERENTIAL PAIR PHYSICAL RULES

90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.110 MM	0.110 MM
90_OHM_DIFF	ISL3	Y	0.051 MM	0.051 MM	=STANDARD	0.120 MM	0.120 MM
90_OHM_DIFF	ISL5, ISL8	Y	0.072 MM	0.075 MM	=STANDARD	0.120 MM	0.120 MM

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.3 MM	0.19MM	10 MM	0.08 MM	0.08 MM
LED	*	Y	0.2 MM	0.10MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.057 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.086 MM	?
2:1_SPACING	*	0.114 MM	?
2.5:1_SPACING	*	0.143 MM	?
3:1_SPACING	*	0.171 MM	?
4:1_SPACING	*	0.228 MM	?
5:1_SPACING	*	0.285 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?

*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	900
GND_P1SPACING	*	0.1 MM	950
SWITCHNODE	*	0.5 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

POWER

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.25 MM	10.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	10.0 MM		

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
PWR	*	*	PWR_P1SPACING
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
LED	*	*	3:1_SPACING

NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE

SYNC DATE=01/21/2011

CONSTRAINTS: MLB RULES

 Apple Inc.

DRAWING NUMBER

051-8773

SIZE

D

REVISION

10.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

150 OF 157

SHEET

41 OF 48

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H283		CLK_50S	CLK	CLK 32K PMU	18 37
H282		CLK_50S	CLK	CLK 32K WLAN	15 37
H281		CLK_50S	CLK	CLK 32K GPS	
H280		CLK_50S	CLK	CLK CAM FF	7 25
H279		CLK_50S	CLK	CLK CAM FF FILT	25
H255		SE_50S	0P2MM_SPACING	CLK CAM FF CONN	24 25
H256		CLK_50S	CLK	CLK CAM RF	7 25
H254		CLK_50S	CLK	CLK CAM RF FILT	25
H253		CLK_50S	CLK	CLK CAM RF CONN	24 25
H280		CLK_50S	CLK	I2S0 ASP MCK	5
H279		CLK_50S	CLK	I2S0 ASP MCK R	5 19
H257		CLK_50S	CLK	CLK CAM RF_R	7
H255		CLK_50S	CLK	CLK CAM FF_C	25
H253		CLK_50S	CLK	CLK CAM RF_C	25

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3+1_SPACING
UART	UART	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H283		UART_50S	UART	UART0 AP RXD	5 15
H282		UART_50S	UART	UART0 AP TXD	5 15
H280		UART_50S	UART	UART0 MUX RXD	11 15
H279		UART_50S	UART	UART0 MUX TXD	11 15
H280		UART_50S	UART	UART1 BB CTS_L	5 30
H279		UART_50S	UART	UART1 BB RTS_L	5 30
H280		UART_50S	UART	UART1 BB TXD	5 30
H279		UART_50S	UART	UART1 BB RXD	5 30
H279		UART_50S	UART	UART3 BT CTS_L	5 15
H279		UART_50S	UART	UART3 BT RTS_L	5 15
H279		UART_50S	UART	UART3 BT RXD	5 15
H279		UART_50S	UART	UART3 BT TXD	5 15
H279		UART_50S	UART	UART6 WLAN RXD	5 15
H279		UART_50S	UART	UART6 WLAN TXD	5 15

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280		SPI_50S	SPI	SPI1 GRAPE MISO	5 17
H279		SPI_50S	SPI	SPI1 GRAPE MOSI	5 17
H280		SPI_50S	SPI	SPI1 GRAPE SCLK	5 17
H279		SPI_50S	SPI	SPI1 GRAPE CS_L	5 17
H280		SPI_50S	SPI	SPI2 IPC MISO	5 30
H279		SPI_50S	SPI	SPI2 IPC MOSI	5 30
H280		SPI_50S	SPI	SPI2 IPC SCLK	5 30
H279		SPI_50S	SPI	SPI2 IPC SRDY	5 30

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280			DWI	DWI AP CLK	5 37
H280			DWI	DWI AP DI	5 37
H280			DWI	DWI AP DO	5 37

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280			JTAG	JTAG AP TCK	4 27
H280			JTAG	JTAG AP TMS	4 27
H280			JTAG	JTAG AP TDI	4 10
H280			JTAG	JTAG AP TDO	4 10
H280			RST	JTAG AP TRST_L	4 10 45

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280		I2C_50S	I2C	I2C1_SDA_1V8	5 10 25
H280		I2C_50S	I2C	I2C1_SCL_1V8	5 10 25
H280		I2C_50S	I2C	I2C0_SDA_1V8	5 10 19 22 37
H280		I2C_50S	I2C	I2C0_SCL_1V8	5 10 19 22 37
H280		I2C_50S	I2C	I2C2_SDA_3V0	5 25
H280		I2C_50S	I2C	I2C2_SCL_3V0	5 25
H280		I2C_50S	I2C	ISP AP 0_SCL	7 25
H280		I2C_50S	I2C	ISP AP 0_SDA	7 25
H280		I2C_50S	I2C	ISP AP 1_SCL	7 25
H280		I2C_50S	I2C	ISP AP 1_SDA	7 25
H280		I2C_50S	I2C	I2C2_SCL_3V0_ALS	10 24 25
H280		I2C_50S	I2C	I2C2_SDA_3V0_ALS	10 24 25
H280		I2C_50S	I2C	I2C1_SCL_1V8_CONN	24 25
H280		I2C_50S	I2C	I2C1_SDA_1V8_CONN	24 25
H280		I2C_50S	I2C	ISP CAM 1_SCL	24 25
H280		I2C_50S	I2C	ISP CAM 1_SDA	24 25
H280		I2C_50S	I2C	ISP CAM 0_SCL	24 25
H280		I2C_50S	I2C	ISP CAM 0_SDA	24 25

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280			CRYSTAL	XTAL 24M_I	4
H280			CRYSTAL	XTAL 24M_O	4
H280			CRYSTAL	24M_O	4
H280			CRYSTAL	PMU_XTAL	36
H280			CRYSTAL	PMU_EXTAL	36

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_90S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3+1_SPACING
I2S	I2S	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280		I2S_50S	I2S	I2S0 ASP BCLK	5 19
H280		I2S_50S	I2S	I2S0 ASP LRCK	5 19
H280		I2S_50S	I2S	I2S0 ASP DIN	5 19
H280		I2S_50S	I2S	I2S0 ASP DOUT	5 19
H280		I2S_50S	I2S	I2S L63 ASP SDOUT	19
H280		I2S_50S	I2S	I2S2 VSP BCLK	5 15 19
H280		I2S_50S	I2S	I2S2 VSP LRCK	5 15 19
H280		I2S_50S	I2S	I2S2 VSP DIN	5 15 19
H280		I2S_50S	I2S	I2S2 VSP DOUT	5 15 19
H280		I2S_50S	I2S	I2S L63 VSP SDOUT	19
H280		I2S_50S	I2S	I2S3 XSP BCLK	5 19
H280		I2S_50S	I2S	I2S3 XSP LRCK	5 19
H280		I2S_50S	I2S	I2S3 XSP DIN	5 19
H280		I2S_50S	I2S	I2S3 XSP DOUT	5 19
H280		I2S_50S	I2S	I2S L63 XSP SDOUT	19

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280		USB_90D	USB	USB_DK_D0_P	4 27
H280		USB_90D	USB	USB_DK_D0_N	4 27
H280		USB_90D	USB	USB_DK_CON_D0_P	4 11
H280		USB_90D	USB	USB_DK_CON_D0_N	4 11
H280		USB_90D	USB	USB_BB_D_P	11 30
H280		USB_90D	USB	USB_BB_D_N	11 30
H280		USB_90D	USB	USB11_MUX_D0_P	4 11
H280		USB_90D	USB	USB11_MUX_D0_N	4 11
H280		USB_90D	USB	USB11_ACC_TX_N	11 27
H280		USB_90D	USB	USB11_ACC_RX_P	11 27
H280		USB_90D	USB	ACC_PT_DK_CON_TX	27 29
H280		USB_90D	USB	ACC_PT_DK_CON_RX	27 29
H280		USB_90D	USB	EXTRA_USB_D1_N	
H280		USB_90D	USB	EXTRA_USB_D1_P	
H280		USB_90D	USB	NC_USB11_D1_N	4 46
H280		USB_90D	USB	NC_USB11_D1_P	4 46
H280		USB_90D	USB	NC_USB_D1_N	4 46
H280		USB_90D	USB	NC_USB_D1_P	4 46
H280		USB_90D	USB	TP_WLAN_USB_DN	
H280		USB_90D	USB	TP_WLAN_USB_DP	
H280		USB_90D	USB	USB_GPIO_DM	
H280		USB_90D	USB	USB_GPIO_DM_CONN	
H280		USB_90D	USB	USB_GPIO_DP	
H280		USB_90D	USB	USB_GPIO_DP_CONN	
H280		USB_90D	USB	USB_PT_DK_CON_D_N	27 29
H280		USB_90D	USB	USB_PT_DK_CON_D_P	27 29
H280		USB_90D	USB	USB_UART_DM	
H280		USB_90D	USB	USB_UART_DM_CONN	
H280		USB_90D	USB	USB_UART_DP	
H280		USB_90D	USB	USB_UART_DP_CONN	
H280		USB_90D	USB	EXTRA_USB11_D1_N	
H280		USB_90D	USB	EXTRA_USB11_D1_P	

HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H280		HSIC	HSIC_BR	HSIC0_BB_DATA1	4 30
H280		HSIC	HSIC_BR	HSIC0_BB_STB1	4 30
H280		HSIC	HSIC_WLAN	HSIC1_WLAN_DATA1	4 15 40
H280		HSIC	HSIC_WLAN	HSIC1_WLAN_STB1	4 15 40
H280		HSIC	HSIC	HSIC_BB_RDY	5 30
H280		HSIC	HSIC	HSIC_HOST_RDY	5 30
H280		HSIC	HSIC	HSIC_HOST_READY_WL	5
H280		HSIC	HSIC	HSIC_HOST_READY_WLAN	5 15
H280		HSIC	HSIC	HSIC_WLAN_RDY	5 15
H280		HSIC	HSIC	NC_HSIC0_DATA2	4 46
H280		HSIC	HSIC	NC_HSIC0_STB2	4 46
H280		HSIC	HSIC	NC_HSIC1_DATA2	4 46
H280		HSIC	HSIC	NC_HSIC1_STB2	4 46

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
CONSTRAINTS: LOW SPEED BUS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	
PROPRIETARY PROPERTY OF APPLE INC.		151 OF 157	
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		42 OF 48	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ANALOG VIDEO CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
VID_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ANALOG_VIDEO	*	*	5:1_SPACING
ANALOG_VIDEO	ANALOG_VIDEO	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E210	VID_50S	ANALOG_VIDEO	DAC_AP_OUT1 7 11
E210	VID_50S	ANALOG_VIDEO	DAC_AP_OUT2 7 11
E210	VID_50S	ANALOG_VIDEO	DAC_AP_OUT3 7 11
E230	VID_50S	ANALOG_VIDEO	BUF_C_Y 11
E230	VID_50S	ANALOG_VIDEO	BUF_CVBS_PB 11
E230	VID_50S	ANALOG_VIDEO	BUF_Y_PR 11
E240	VID_50S	ANALOG_VIDEO	VIDEO_EMI_CVBS_PB 10 11 27
E240	VID_50S	ANALOG_VIDEO	VIDEO_EMI_C_Y 10 11 27
E240	VID_50S	ANALOG_VIDEO	VIDEO_EMI_Y_PR 10 11 27
E240	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_CVBS_PB 27 28
E240	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_C_Y 27 28
E240	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_Y_PR 27 28
E240	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_CVBS_PB_R 28 29
E240	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_C_Y_R 28 29
E240	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_Y_PR_R 28 29

MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MIPI_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E310	MIPI_90D	MIPI0C	MIPI0C_AP_CLK_P 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_CLK_N 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_P 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_N 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_P<0> 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_N<0> 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_N<1> 7 25
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_N<2> 7 46
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_N<3> 7 46
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_P<1> 7 25
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_P<2> 7 46
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_P<3> 7 46
E310	CAM_100DV3	CAM	MIPI0C_CAM_DATA_N<0> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<1> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<2> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<3> 24 25
E310	CAM_100DV3	CAM	MIPI0C_CAM_DATA_P<0> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<1> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<2> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<3> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D0_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D0_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D1_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D1_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D2_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D2_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D3_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D3_DEBUG_P
E340	MIPI_90D	MIPI1C	MIPI1C_AP_DATA_P<0> 7 25
E340	MIPI_90D	MIPI1C	MIPI1C_AP_DATA_N<0> 7 25
E340	MIPI_90D	MIPI1C	NC_MIPI1C_AP_DATA_P<1> 7 46
E340	MIPI_90D	MIPI1C	NC_MIPI1C_AP_DATA_N<1> 7 46
E340	MIPI_90D	MIPI1C	MIPI1C_AP_CLK_P 7 25
E340	MIPI_90D	MIPI1C	MIPI1C_AP_CLK_N 7 25
E340	CAM_100DVGA	CAM	MIPI1C_CAM_DATA_P<0> 24 25
E340	CAM_100DVGA	CAM	MIPI1C_CAM_DATA_N<0> 24 25
E340	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_P 24 25
E340	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_N 24 25
E340	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_DEBUG_N
E340	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_DEBUG_P
E340	MIPI_90D	MIPI1C	MIPI1C_CAM_D0_DEBUG_N
E340	MIPI_90D	MIPI1C	MIPI1C_CAM_D0_DEBUG_P

DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E410	DP_90D	DP	DP_AP_AUX_N 7 28
E410	DP_90D	DP	DP_AP_AUX_P 7 28
E410	DP_50S	DP	DP_AP_HPD 7 37
E410	DP_90D	DP	DP_AP_TX_N<0> 7 28
E410	DP_90D	DP	DP_AP_TX_N<1> 7 28
E420	DP_90D	DP	DP_AP_TX_P<0> 7 28
E420	DP_90D	DP	DP_AP_TX_P<1> 7 28
E420	DP_90D	DP	DP_EMI_AUX_N 27 28 43
E420	DP_90D	DP	DP_EMI_AUX_P 27 28 43
E420	DP_90D	DP	DP_EMI_TX_N<0> 27 28
E420	DP_90D	DP	DP_EMI_TX_N<1> 27 28
E420	DP_90D	DP	DP_EMI_TX_P<0> 27 28
E420	DP_90D	DP	DP_EMI_TX_P<1> 27 28
E420	DP_90D	DP	DP_PT_DK_CON_AUX_N 27 29 43
E420	DP_90D	DP	DP_PT_DK_CON_AUX_P 27 29 43
E430	DP_90D	DP	DP_PT_DK_CON_TX_N<0> 27 29
E430	DP_90D	DP	DP_PT_DK_CON_TX_N<1> 27 29
E430	DP_90D	DP	DP_PT_DK_CON_TX_P<0> 27 29
E430	DP_90D	DP	DP_PT_DK_CON_TX_P<1> 27 29
E410	DP_90D	DP	DP_AP_TX_N<2> 7 28
E410	DP_90D	DP	DP_AP_TX_N<3> 7 28
E410	DP_90D	DP	DP_AP_TX_P<2> 7 28
E410	DP_90D	DP	DP_AP_TX_P<3> 7 28
E410	DP_90D	DP	DP_EMI_AUX_N 27 28 43
E410	DP_90D	DP	DP_EMI_AUX_P 27 28 43
E410	DP_90D	DP	DP_EMI_TX_N<2> 27 29
E410	DP_90D	DP	DP_EMI_TX_N<3> 27 29
E410	DP_90D	DP	DP_EMI_TX_P<2> 27 29
E410	DP_90D	DP	DP_EMI_TX_P<3> 27 29
E410	DP_90D	DP	DP_PT_DK_CON_AUX_N 27 29 43
E410	DP_90D	DP	DP_PT_DK_CON_AUX_P 27 29 43
E410	DP_90D	DP	DP_PT_DK_CON_TX_N<2> 28
E410	DP_90D	DP	DP_PT_DK_CON_TX_N<3> 28
E410	DP_90D	DP	DP_PT_DK_CON_TX_P<2> 28
E410	DP_90D	DP	DP_PT_DK_CON_TX_P<3> 28

BACKLIGHT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LED	*	LED

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LED	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E410	LED	LEDA	LED_I01_A_R 16 37
E410	LED	LEDB	LED_I01_B_R 16 37
E410	LED	LEDA	LED_I02_A_R 16 37
E410	LED	LEDB	LED_I02_B_R 16 37
E410	LED	LEDA	LED_I03_A_R 16 37
E410	LED	LEDB	LED_I03_B_R 16 37
E410	LED	LEDA	LED_I04_A_R 16 37
E410	LED	LEDB	LED_I04_B_R 16 37
E410	LED	LEDA	LED_I05_A_R 16 37
E410	LED	LEDB	LED_I05_B_R 16 37
E410	LED	LEDA	LED_I06_A_R 16 37
E410	LED	LEDB	LED_I06_B_R 16 37
E410	LED	LEDA	LED_IO_1_A 16 37
E410	LED	LEDB	LED_IO_1_B 16 37
E410	LED	LEDA	LED_IO_2_A 16 37
E410	LED	LEDB	LED_IO_2_B 16 37
E410	LED	LEDA	LED_IO_3_A 16 37
E410	LED	LEDB	LED_IO_3_B 16 37
E410	LED	LEDA	LED_IO_4_A 16 37
E410	LED	LEDB	LED_IO_4_B 16 37
E410	LED	LEDA	LED_IO_5_A 16 37
E410	LED	LEDB	LED_IO_5_B 16 37
E410	LED	LEDA	LED_IO_6_A 16 37
E410	LED	LEDB	LED_IO_6_B 16 37

EMBEDDED DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_90D	*	90_OHM_DIFF

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E430	EDP_90D	EDP	EDP_AP_AUX_N 7 16
E430	EDP_90D	EDP	EDP_AP_AUX_P 7 16
E430	EDP_50S	EDP	EDP_AP_HPD 7 16
E430	EDP_90D	EDP	EDP_AP_TX_N<0> 7 16
E430	EDP_90D	EDP	EDP_AP_TX_N<1> 7 16
E430	EDP_90D	EDP	EDP_AP_TX_N<2> 7 16
E430	EDP_90D	EDP	EDP_AP_TX_N<3> 7 16
E430	EDP_90D	EDP	EDP_AP_TX_P<0> 7 16
E430	EDP_90D	EDP	EDP_AP_TX_P<1> 7 16
E430	EDP_90D	EDP	EDP_AP_TX_P<2> 7 16
E430	EDP_90D	EDP	EDP_AP_TX_P<3> 7 16
E430	EDP_90D	EDP	EDP_AUX_CONN_N 16
E430	EDP_90D	EDP	EDP_AUX_CONN_P 16
E430	EDP_90D	EDP	EDP_DATA_CONN_N<0> 16
E430	EDP_90D	EDP	EDP_DATA_CONN_N<1> 16
E430	EDP_90D	EDP	EDP_DATA_CONN_N<2> 16
E430	EDP_90D	EDP	EDP_DATA_CONN_N<3> 16
E430	EDP_90D	EDP	EDP_DATA_CONN_P<0> 16
E430	EDP_90D	EDP	EDP_DATA_CONN_P<1> 16
E430	EDP_90D	EDP	EDP_DATA_CONN_P<2> 16
E430	EDP_90D	EDP	EDP_DATA_CONN_P<3> 16
E430	EDP_90D	EDP	EDP_EMI_AUX_N 16
E430	EDP_90D	EDP	EDP_EMI_AUX_P 16
E430	EDP_90D	EDP	EDP_EMI_TX_N<0> 16
E430	EDP_90D	EDP	EDP_EMI_TX_N<1> 16
E430	EDP_90D	EDP	EDP_EMI_TX_N<2> 16
E430	EDP_90D	EDP	EDP_EMI_TX_N<3> 16
E430	EDP_90D	EDP	EDP_EMI_TX_P<0> 16
E430	EDP_90D	EDP	EDP_EMI_TX_P<1> 16
E430	EDP_90D	EDP	EDP_EMI_TX_P<2> 16
E430	EDP_90D	EDP	EDP_EMI_TX_P<3> 16

AUDIO/SPEAKER

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIO	*	1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPEAKER	*	SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E500	AUDIO	AUDIO	LEFT_CH_OUT_P 19 20
E500	AUDIO	AUDIO	LEFT_CH_OUT_REF 19 20
E500	AUDIO	AUDIO	LEFT_CH_P 20
E510	AUDIO	AUDIO	MAX983X4_L_IN_N 20
E510	AUDIO	AUDIO	MAX983X4_L_IN_P 20
E510	AUDIO	AUDIO	SPKRAMP_L_OUT_N 20
E510	AUDIO	AUDIO	SPKRAMP_L_OUT_P 20
E510	AUDIO	AUDIO	RIGHT_CH_OUT_REF 19 20
E510	AUDIO	AUDIO	RIGHT_CH_OUT_P 19 20
E510	AUDIO	AUDIO	RIGHT_CH_P 20
E510	AUDIO	AUDIO	MAX983X4_R_IN_P 20
E510	AUDIO	AUDIO	MAX983X4_R_IN_N 20
E510	AUDIO	AUDIO	SPKRAMP_R_OUT_N 20
E510	AUDIO	AUDIO	SPKRAMP_R_OUT_P 20
E510	AUDIO	AUDIO	EXT_MIC_P 19 22
E510	AUDIO	AUDIO	EXT_MIC_REF 19 22
E510	AUDIO	AUDIO	HSMIC_C_P 19 22
E510	AUDIO	AUDIO	HSMIC_C_N 19 22
E510	AUDIO	AUDIO	HSMIC_R_P 22
E510	AUDIO	AUDIO	HSMIC_R_N 22
E520	AUDIO	AUDIO	AUD_HP1_MLBCON_R 21 23
E520	AUDIO	AUDIO	AUD_HP1_MLBCON_L 21 23
E520	AUDIO	AUDIO	CONN_AUD_HEADSET_RIGHT 23 24
E520	AUDIO	AUDIO	CONN_AUD_HEADSET_LEFT 23 24
E520	AUDIO	AUDIO	HP_R 19 21
E520	AUDIO	AUDIO	HP_L 19 21

SYNC MASTER=MIKE

SYNC DATE=01/21/2011

PAGE TITLE

CONSTRAINTS: DISPLAY/AUDIO

 Apple Inc.

DRAWING NUMBER
051-8773

SIZE
D


REVISION
10.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
152 OF 157

SHEET
43 OF 48



DDR VREF


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING


NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
E800		PWR	PPVREF_DDR0_CA	13 45
E800		PWR	PPVREF_DDR0_DO	13 45
E800		PWR	PPVREF_DDR1_CA	13 45
E800		PWR	PPVREF_DDR1_DO	13 45

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

051-8773
10.0.0
153 OF 157
44 OF 48





SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
FUNC TEST POINTS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	156 OF 157
		SHEET	47 OF 48



SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
FUNC TEST POINTS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	157 OF 157
		SHEET	48 OF 48