

BAD40_HC

DIS/UMA Schematics Document

Sandy&Ivy Bridge

Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

<Variant Name>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size	Document Number	Rev	
A3	BAD40_HC	1	
Date:	Thursday, April 12, 2012	Sheet	1 of 108

BAD40 HC Block Diagram (Discrete/UMA/co-lay)

Project Code: 91.4SA01.001
Project Name: BAD40_HC
PCB No: 11245
PCB Version: 1
PCB Name: BAD40 HC MB

Buttom Docking

VGA/HDMI(DVI)/DP
HP OUT/SPDIF/MIC IN/LINE IN/
USB2.0/USB3.0/DC JACK/
LAN/SERIAL PORT/PARALLEL PORT



SYSTEM DC/DC	
TPS5146	48
INPUTS	OUTPUTS
5V_S5	0085V_S0
CPU DC/DC	
VT1317SFCX	42-43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
RT8237AGQW	45
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8239CGQW	41
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 303V_AUX_S5 5V_S5 303V_S5
SYSTEM DC/DC	
RT8207LGQW	46
INPUTS	OUTPUTS
DCBATOUT	1D05V_S3 0075V_S0 DDV_VREF_S3
SYSTEM DC/DC	
VT1317SFCX	44
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR
VGA	
RT8208AGQW	92
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
TI CHARGER	
BQ24745RHRD	40
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
RT8015AGQW	47
INPUTS	OUTPUTS
303V_S5	1D05V_S0
SYSTEM DC/DC	
INPUTS	OUTPUTS
Switches	
INPUTS	OUTPUTS
1D05V_S3	1D05V_VGA_S0
3D3V_S0	3D3V_VGA_S0
PCB LAYER	
L1:Top	L5:Power
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Bottom

HR PX

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Block Diagram	
File	Rev 1
Size	Document Number
Custom	BAD40_HC
Date: Thursday, April 22, 2011	Sheet 2 of 108

SSID = CPU

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.



Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.


Stuff to disable internal graphics
function for power saving.



62.10055.321
SB 0923



Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOPMO keep W/S=4/15 mils and routing length less than 500 mils.



HR PX

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCIe/DMI/FDI)

Size A3


Document Number

BAD40 HC


Date: Thursday, April 12, 2012

Sheet 4 of 108

Rev 1



SSID = CPU



62.10055.321


62.10055.321

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size A3	Document Number		Rev
	BAD40 HC		1
Date:	Thursday, April 12, 2012	Sheet 6 of	108

SSID = CPU




PEG Static Lane Reversal

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	--


PCIe Port Bifurcation Straps

CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled
----------	--



PEG DEFER TRAINING

CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---



62.10055.321

HR PX


SSID = CPU

POWER

PROCESSOR CORE POWER


53A

0308 -1
change to 78.2261T.5BL for acousit noise





0308 -1

change to 78.2261T.5BL for acousit noise



0312 -1



0308 -1

VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity

CPU1F

VCC_CORE

- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AG25 VCC11
- AF35 VCC12
- AF34 VCC13
- AF33 VCC14
- AF32 VCC15
- AF31 VCC16
- AF30 VCC17
- AF29 VCC18
- AF28 VCC19
- AF27 VCC20
- AD35 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AC27 VCC39
- AC26 VCC40
- AA35 VCC41
- AA34 VCC42
- AA33 VCC43
- AA32 VCC44
- AA31 VCC45
- AA30 VCC46
- AA29 VCC47
- AA28 VCC48
- AA27 VCC49
- AA26 VCC50
- Y35 VCC51
- Y34 VCC52
- Y33 VCC53
- Y32 VCC54
- Y31 VCC55
- Y30 VCC56
- Y29 VCC57
- Y28 VCC58
- Y27 VCC59
- Y26 VCC60
- Y25 VCC61
- Y24 VCC62
- Y23 VCC63
- Y22 VCC64
- Y21 VCC65
- Y20 VCC66
- Y19 VCC67
- Y18 VCC68
- Y17 VCC69
- Y16 VCC70
- Y15 VCC71
- Y14 VCC72
- Y13 VCC73
- Y12 VCC74
- Y11 VCC75
- Y10 VCC76
- Y09 VCC77
- Y08 VCC78
- Y07 VCC79
- Y06 VCC80
- Y05 VCC81
- Y04 VCC82
- Y03 VCC83
- Y02 VCC84
- Y01 VCC85
- Y00 VCC86
- R35 VCC87
- R34 VCC88
- R33 VCC89
- R32 VCC90
- R31 VCC91
- R30 VCC92
- R29 VCC93
- R28 VCC94
- R27 VCC95
- R26 VCC96
- R25 VCC97
- R24 VCC98
- R23 VCC99
- R22 VCC100

CORE SUPPLY

SVID

SENSE LINES

6 OF 9

IVY-BRIDGE

PEG AND DDR

- VCCIO1 AH13
- VCCIO2 AH10
- VCCIO3 AG10
- VCCIO4 AC10
- VCCIO5 Y10
- VCCIO6 U10
- VCCIO7 P10
- VCCIO8 L10
- VCCIO9 J14
- VCCIO10 J12
- VCCIO11 J11
- VCCIO12 J11
- VCCIO13 H14
- VCCIO14 H12
- VCCIO15 H11
- VCCIO16 G14
- VCCIO17 G13
- VCCIO18 G12
- VCCIO19 F13
- VCCIO20 F12
- VCCIO21 F11
- VCCIO22 F14
- VCCIO23 F14
- VCCIO24 F12
- VCCIO25 F12
- VCCIO26 F12
- VCCIO27 F12
- VCCIO28 D13
- VCCIO29 D12
- VCCIO30 D11
- VCCIO31 C14
- VCCIO32 C13
- VCCIO33 C11
- VCCIO34 B14
- VCCIO35 B12
- VCCIO36 A14
- VCCIO37 A13
- VCCIO38 A12
- VCCIO39 A11
- VCCIO40 J23



- VIDALERT#
- VIDSLCK
- VIDSOUT

VCC_SENSE
VSS_SENSE


VCCIO_SENSE
VSS_SENSE_VCCIO

VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top


No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.




close to CPU



0412 -1M



R801, R802 close to CPU




1215 SC




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

File: CPU (VCC_CORE)
Size: 1215 SC
Custom: BAD40 HC
Date: Thursday, April 12, 2012
Sheet: 8 of 108

SSID = CPU



62.10055.321



62.10055.321

reserve

JE40 delete XDP function

HR PX

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
XDP		
Size	Document Number	Rev
A4	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 11 of 108

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 12 of 108

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 13 of 108

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4

Document Number










BAD40 HC

Rev
1







Date: Thursday, April 12, 2012

Sheet 16 of 108

SSID = PCH



✖ USB Ext. port 1 (HS)
External debug port use on Huron river platform



USB Table

Pair	Device
0	USB port 2 on S/B
1	USB port 3 on S/B
2	USB port 4 on S/B(usb charger)
3	DOCK
4	BLUETOOTH(from port3)
5	Fingerprint(from port2)(NO USE)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB port1(SATA Combo), on M/B
10	3G Card
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card or USB HUB(New/Smart)

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCI/USB/NVRAM)

Size

Document Number

Number **BAD40 HC**

Rev	
-----	--

Date: Thursday, April 12, 2012












Sheet 18

	1
	108












SSID = PCH



Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.





System Power Management





Deep S4/S5 Supported

Deep S4/S5 Not Supported



- For platforms not supporting Deep S4/S5
- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 - 3.SLP_SUS# and SUSACK# are left as 'no connect'
 - 4.SUSWARN# used as SUSPWRDNACK/GPIO30


DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled




PCIE_WAKE#
CRB : 1K
CEKLT: 10K

PWRBTN#
This signal has an internal pull-up resistor


PM_RSMRST#
CRB : PL 10K
ANNIE : PL 100K




	LVDS	eDP
EDP#_LVDS	H	L




```
VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ
```



Note:
For PCH debug with XDP, need to NO STUFF R2218





71.PANTH.00U



PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable

ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT]
	LOW (R2211)- ENABLED


GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.


<Core Design>

緯創資通



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (GPIO/CPU)			
Size	Document Number	Rev	
Custom	BAD40 HC	1	
Date:	Thursday, April 12, 2012	Sheet	22 of 108





SSID = PCH



<Variant Name>

緯創資通

Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (VSS)		
Size	Document Number	Rev
A3	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 25 of 108


5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Clock(colay)		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 26 of 108

[illegible]







緯創資通 Wistron Corporation 23F, 88, Sec.1, Hsin Tai Wu Rd., H. Taipei 10521, Taiwan, P.R.O.C.	23F, 88, Sec.1, Hsin Tai Wu Rd., H. Taipei 10521, Taiwan, P.R.O.C.
8 file	KBC NuvoTon NPCE75
Serial Number	Document Number
Client	BAD40 HC
Access: 11/16/2006, Page 12, of 12	Print 2/ 9



SSID = Thermal

Fan controller P2793


Layout 15 mil



ALERT# /T CRIT#
Pull-up Resistor

R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point




HR PX	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thermal T7718/Fan Controller P2793	
Size Custom	Document Number BAD40 HC
Date: Thursday, April 12, 2012	Sheet 28 of 108

AUDIO OP AMPLIFIER

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio AMP		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 30 of 108



(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 33 of 108

5	4	3	2	1
D				
C				
B				
A				

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

BAD40_HC

Date:

Thursday, April 12, 2012

Rev

1

Sheet

34

of





108

reserve

HR


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,		Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size	Document Number	Rev	
Custom	BAD40 HC	1	
Date: Thursday, April 12, 2012		Sheet	35 of 108

Power Sequence


**ANNIE Run Power**

Close to CPU


S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK







For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY

3D3V_S5




SB 1010 BACK IVB properties







MAIN BATTERY CONNECTOR




2nd BATTERY CONNECTOR





BATTERY SWITCH




1108 SC








1114 SC For EMI




Iomax=6A
OCP>10A



5V_AUX_S5 PG4186 1 2 PWR SV3D3V VREGS

Vz=3.9V
UVP Function
DCBATOUT<7.5V 3/5V disable

DCBATOUT PC4110 SC0411




19 3V_5V_POK <<<< 


0308 -1

1222 SC del GAP for layout


1212 SC change to 84.03664.037 for Power



0118 SD for Power




1125 SC for RF DCBATOUT 0308 -1



I_{omax}=30A
OCP>40A


0308 -1




1. *Journal of the American Medical Association*, 1997; 277: 1001-1005.


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipai Hsien 221, Taiwan, R.O.C.	
Title RT8329 5V/3D3V Rev 1	
Size A4	Document Number BAD40 HC Date Thursday, April 12, 2012
Sheet 41 of 108	

SSID = CPU.Regulator






RT8237 for 1D05V





1122 delete gap



SSID = PWR.Plane.Regulator_1p5v0p75v

RT8207L for 1D5V



SSID = PWR.Plane.Regulator_1p8v

RT8015B for 1D8V_S0

3D3V_PWR

36,37,45,46 RUNPWROK <<<

3D3V_S5

PG4701

GAP-CLOSE-PWR

PG4702

PC4701

PC4702

PR4701

1M2F-GP

SC10U6D3V5MX-3GP

SC10U10V52X-1GP

PWR_1D8V SHDNRT_L

PQ4701

2N7002K-2-GP

2nd = 84.07002.I31

84.2N702.J31

PR4702

1M2F-GP

19,27,29,36,37,75,82 PM_SLP_S3#>>>

PWR_1D8V_PVDD

PWR_1D8V_FB

PWR_1D8V_COMP

PWR_1D8V PHASE

PU4701

APW7153BQBI-TRG-GP

PVDD

PGND

VDD

LX#4

LX#3

POK

FB

COMP

GND

SHDN/RT

PL4701

COIL-1UH-34-GP-U

PR4705

20KR2F-L-GP

PC4705

SC10P80V2JN-3GP

PC4706

SC10U6D3V5MX-3GP

PC4707

SC10U6D3V5MX-3GP

PR4706

16KR2F-GP

Vo=0.8*(1+(R1/R2))

1D8V_PWR

PG4703

GAP-CLOSE-PWR

PG4704

GAP-CLOSE-PWR

PG4705

GAP-CLOSE-PWR

PG4706

GAP-CLOSE-PWR

1D8V_S0

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

DC CONVERTER 1D8V(RT8015A)

BAD40_HC

Rev 1

Sheet 47 of 108

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DC CONVERTER 1D8V(RT8015A)

Sheet 47 of 108


Sheet 47 of 108

TPS51461 for VCCSA




SSID = VIDEO


INVERTER POWER



1122 SC del EDP&LVDS colay




LVDS CONNECTOR




1206 SC del for layout

Camera Power





1121 SC



SSID = VIDEO


LCD POWER for ANNIE






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Tapei Hsien 221, Taiwan, R.O.C.

LCD Connector			
Size A3	Document Number	Rev	
		1	
Date: Thursday, April 12, 2012	Sheet 49	of	108



Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size

Document Number

BAD40 HC

Rev

1

Date: Thursday, April 12, 2012

Sheet 50 of 108

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title S-VIDEO		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 53 of 108

(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 54 of 108

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number

BAD40 HC


Rev
1

Date: Thursday, April 12, 2012




Sheet 55 of 108

SSID = SATA

SATA HDD Connector



ODD Connector



<Variant Name>

緯創資通 Wistron Corporation			
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
HDD/ODD			
Size	Document Number	Rev	
A3	BAD40 HC	1	
Date:	Thursday, April 12, 2012	Sheet	56 of 108


reserved

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
E-SATA/USB CHARGER			
Size	Document Number		Rev
Custom	BAD40 HC		1
Date:	Thursday, April 12, 2012		Sheet 57 of 108

SSID = AUDIO


Speaker Connector



20.F1621.004


2nd = 20.F1937.004

LINE OUT




22.10088.K41

MIC IN



22.10088.K41


Internal Microphone




20.F1621.004

2nd = 20.F1937.004

0308 -1 for EMI



1128 SC









<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio Jack		
Size	Document Number	Rev
Custom	BAD40_HC	1
Date:	Thursday, April 12, 2012	Sheet 58 of 108

SSID = LOM

SB 0922





SPI FLASH ROM (8M byte) for PCH

SSID = Flash.ROM


SPI ROM Equal length need to less than 500mil

PCH and EC length less than 6.5 inch

1212 SC




SSID = RBATT



EC BIOS Flash ROM 256KB

for ENE FAE suggest,SPIC5# is push-pull pin,
don't need to pull high




HR PX	
緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title	Flash/RTC
Size	Document Number
Custom	BAD40_HC
Date	Thursday, April 12, 2012
Sheet	60 of 108
Rev	1

SSID = USB

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB Power SW		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 61 of 108



5	4	3	2	1
D				
C				
B				
A				

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port

Size
A3

Document Number
BAD40_HC

Date: Thursday, April 12, 2012

Rev
1

Sheet 62 of 108

SSID = User.Interface
Bluetooth Module conn.

reserved 1216

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Bluetooth		
Size	Document Number	Rev
A4	BAD40 HC	1
Date: Thursday, April 12, 2012		Sheet 63 of 108

Finger printer




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
RESERVED		
Size	Document Number	Rev
A4	BAD40 HC	1
Date: Thursday, April 12, 2012		Sheet 64 of 108

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size

Document Number

A3

BAD40_HC


Rev

Date: Thursday, April 12, 2012

Sheet 65 of 108

SSID = Wireless

Mini Card Connector(3GLAN)



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **3G**

Size: Custom Document Number: **BAD40 HC** Rev: **1**


Date: Thursday, April 12, 2012 Sheet 66 of 108

reserved


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
mSATA		
Size	Document Number	Rev
A4	BAD40 HC	1
Date: Thursday, April 12, 2012		Sheet 67 of 108


Power button LED




Power STDBY_LED



Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




0302 -1 Del PWR BTN

Caps Lock LED




SATA HDD LED




1107 SC Del BXD PWR LED


Top light



0202 SD



Top light



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size

Document Number

BAD40 HC

Rev

1


Date: Thursday, April 12, 2012

Sheet 68 of 108


SSID = KBC

SB 0919 change PN for Layout

Internal KeyBoard Connector




Finger Printer 0.5 pitch





Pin No.	Define
1	ESD ground
2	USB D- Signal
3	USB D+ Signal
4	GND
5	NC
6	3.3V Power pin

TOUCH PAD 1.0 pitch



Rubber Dome 1.0 pitch




COMPONENT - BOTTOM VIEW

J1 PIN ASSIGNMENT:
PIN1 : TP_L
PIN2 : TP_R
PIN3 : GND
PIN4 : PS2_CLK
PIN5 : PS2_DAT
PIN6 : VDD

<Variant Name>

緯創資通 Wistron Corporation 23F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Key Board/Touch Pad		
Size Custom	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012 Sheet 69 of 108		



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 70 of 108




<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size	Document Number		Rev
A4	BAD40 HC		1
Date:	Thursday, April 12, 2012		Sheet 71 of 108

(Blanking)


<Variant Name>		
緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	BAD40_HC	1
Date:	Thursday, April 12, 2012	Sheet 72 of 108

(Blanking)

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	BAD40_HC		1
Date:	Thursday, April 12, 2012		Sheet 73 of 108


SSID = SDIO

SD/XD/MS Card Reader



20.I0135.001

2nd = 20.I0129.001



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number

BAD40 HC


Rev
1

Date: Thursday, April 12, 2012


Sheet 74 of 108

SSID = ExpressCard

DIP階 For Expresscard socket





+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA



Place them Near to Chip


Place them Near to Connector



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsein 221, Taiwan, R.O.C.

Title			New Card
Size	Document Number	Rev	
A3	BAD40_HC	1	
Date:	Thursday, April 12, 2012	Sheet	75 of 108



D

D

C

C

B

B

A

A

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BAD40 HC

Rev

1

Date: Thursday, April 12, 2012

Sheet 76 of 108

	5	4	3	2	1
D					
C					
B					
A					

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

BAD40_HC

Date:

Thursday, April 12, 2012

Sheet

77

of

108

Rev

1

(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 78 of 108

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 80 of 108



D

D

C

C

B

B

A

A

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number





BAD40 HC

Rev

1

Date: Thursday, April 12, 2012

Sheet 81 of 108



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
Custom

Document Number

BAD40_HC

Rev

1

Date:


Thursday, April 12, 2012

Sheet



82

of

108



1
1
1
7
S
C
d
e
l
C
8
4
0
2
f
o
r
L
a
y
o
u
t




1.05V +/- 3% 285mA (See NV DG)

3.3V +/- 5% 440mA (220mA each, max 2 links) (See NV DG)

EDP 10A

DC tolerance $\pm 75mV$
AC tolerance $\pm 50mV < 100MHz$



300ohm@100MHz ESR=0.25ohm

3.3V +/- 3%
120mA
(See NV DG)

220ohm@100MHz ESR=0.05

1.05V +/- 3%
150mA
(See NV DG)

300ohm@100MHz DCR=0.02

Near GPU.

Table 15.3 Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDD	Pull-down to GND
5k	1000	0000
10k	1001	0001
15k	1010	0010
20k	1011	0011
25k	1100	0100
30k	1101	0101
35k	1110	0110
45k	1111	0111

25Kohm 5Kohm 10Kohm 30Kohm
64.24925.6DL 64.49915.6DL 64.10025.6DL 64.30025.6DL

NVIDIA TABLE

	Hynix 2G 0110 128M*16*8 900MHZ	Hynix 1G 0011 64M*16*8 900MHZ	Samsung 1G 0011 64M*16*8 900MHZ	Samsung 2G 0111 128M*16*8 900MHZ
ROM_SI	34.8Kohm 64.34825.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL

Table 111. Display Link to SORX_EXPOSED Bit Mapping

Displays	DVI/HDMI/DP	LVDS	eDP	Not in Use
Dual Link Mode	IFPA/B IFPC IFPD IFPE/F	SOR1_EXPOSED = 1 SOR2_EXPOSED = 1 SOR3_EXPOSED = 1	SOR0_EXPOSED = 0 SOR2_EXPOSED = 0 SOR3_EXPOSED = 0	SOR0_EXPOSED = 0 SOR1_EXPOSED = 0 SOR2_EXPOSED = 0 SOR3_EXPOSED = 0
Split Mode	IFPA/B IFPC IFPD IFPE	SOR1_EXPOSED = 1 SOR2_EXPOSED = 1 SOR3_EXPOSED = 1	SOR0_EXPOSED = 0 SOR2_EXPOSED = 0 SOR3_EXPOSED = 0	SOR0_EXPOSED = 0 SOR1_EXPOSED = 0 SOR2_EXPOSED = 0 SOR3_EXPOSED = 0

Strap3

	DEVID	ROM-SCLK	Strap2
N13P-GL-A1	0x0DE9	0010 PD 15K	1001 PU 10K
N13P-GS-ES-A1	0x0FDB	1000 PU 4.99K	1011 PU 20K
N13P-GS-A1	0x0FD2	1000 PU 4.99K	0010 PD 15K

For N13P-GS-A1

Strap Pin Name	Logical strapping name bit#1	Logical strapping name bit#2	Logical strapping name bit#3	Logical strapping name bit#4
ROM_SCLK	PCL_DEVID[4]	SUB_VENDOR	PCL_DEVID[5]	PEX_PLL_EN_TER_#1
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[2]	RAMCFG[0]
Hynix 2G	0	1	0	0
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3G0_PADCFG[3]	3G0_PADCFG[2]	3G0_PADCFG[1]	3G0_PADCFG[0]
STRAP2	PCL_DEVID[3]	PCL_DEVID[2]	PCL_DEVID[1]	PCL_DEVID[0]
STRAP3	SOR0_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN3	PCH_MAX_SPEED	DP_PLL_VDD33V

0300 -1

Table 15.8 User Straps

User[3:0]	Type	Resolution	Sync	Notes
0000	XGA	1024 x 768	-/-	
0001	XGA	1024 x 768	+/-	
0010	WXGA	1280 x 1024	-/-	
0011	WXGA+	1400 x 1050	-/-	
0100	UXGA	1600 x 1200	+/-	
0101	QXGA	2048 x 1536	+/-	Reduced Blanking
0110	WXGA+	1400 x 1050	-/-	
0111	SVGA	800 x 600	+/-	
1000 - 1100	-	-	-	Customer defined (Default)
1111	-	-	-	EDID is used


Strap0


<Cave Design>





緯創資通 Wistron Corporation
35F, No. 5, Sec. 2, Wenhwa 1st Rd., Taipei, Taiwan, R.O.C.


GPU POWER(4/5)
BAD40_HC
Date: September, 2014 Rev: 1.0

Date: Thursday, April 12, 2012 Sheet 87 of 108











+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0



1D8V_S0 to 1D8V_VGA_S0

1125 SC Del Q9306



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE VGA POWER

Size
Custom

Document Number


BAD40_HC

Rev
1

Date: Thursday, April 12, 2012





Sheet 93 of 108

LVDS




SEL1 Control A~H


SEL2 Control DDC1, DDC2








Panel BL brightness/Power En/BL En





<Variant Name>

 Wistron Corporation 21/F, Rd. Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LVDS Switch	
Size	Document Number
Custom	BAD40 HC
Date:	Thursday, April 12, 2012 Sheet 94 of 108
	1

CRT DDCDATA & DDCCLK



















































SSID = SDIO




Check test point

30V_S0	1	AFTP1
30V_AUX_S5	1	AFTP7
30V_S5	1	AFTP8
5V_S5	1	AFTP9
19.27 PM PWRBTN	<<<	AFTP10
•1. 4/11 H_CPU_PWRGD		
27.36,107 S5_ENABLE	<<<	AFTP12
5.18,27.31,32,36,65,69,71,75,82,83,105 PLT_RST#	>>>	AFTP13

Test Point放在Dimm Door打開可量測處





Power Sequence



(AC mode)

red word: KBC GPIO







Power Shape




PCH SMBus Block Diagram




KBC SMBus Block Diagram




Thermal Block Diagram




Audio Block Diagram





1117 SC del eDP SMBUS




From GPU




L--->Port A
H--->Port B

<Variant Name>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Switch GFX DP	
Size A3	Document Number
BAD40 HC	
Date: Thursday, April 12, 2012	Sheet 103 of 108
Rev 1	



1128 SC for EMI




1128 SC for EMI




<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BOTTOM DOCKING		
Size	Document Number	Rev
A3	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 104 of 108

1201 SC

1206 SC swap for layout




LAN switch



Function	SEL	
to X0	L	SYSTEM
to X1	H	DOCK

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN SWITCH		
Size	Document Number	Rev
A3	BAD40_HC	1
Date:	Thursday, April 12, 2012	Sheet 106 of 108



USB charger @ USB30 BD

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB Charger/ 5V S5		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012	Sheet 107 of	108

reserve

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB2 HUB AU6256		
Size	Document Number	Rev
	BAD40_HC	1
Date: Thursday, April 12, 2012		Sheet 108 of 108