

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

OROYA

01/23/2007 - EVT

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	(T9_MLB)	08/23/2006
3	Power Block Diagram	(T9_MLB)	08/23/2006
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	N/A	N/A
6	Revision History	N/A	N/A
7	Functional / ICT Test	(MASTER)	(MASTER)
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(T9_MLB)	08/23/2006
10	CPU FSB	T9_NAME	01/17/2007
11	CPU Power & Ground	T9_NAME	01/17/2007
12	CPU Decoupling & VID	M76_MLB	01/18/2007
13	eXtended Debug Port (XDP)	T9_NAME	12/12/2006
14	NB CPU Interface	T9_NAME	01/17/2007
15	NB PEG / Video Interfaces	T9_NAME	01/17/2007
16	NB Misc Interfaces	T9_NAME	01/17/2007
17	NB DDR2 Interfaces	T9_NAME	01/17/2007
18	NB Power 1	T9_NAME	01/17/2007
19	NB Power 2	T9_NAME	01/17/2007
20	NB Grounds	T9_NAME	01/17/2007
21	NB Standard Decoupling	T9_NAME	01/17/2007
22	NB Graphics Decoupling	M76_MLB	01/18/2007
23	SB Enet, Disk, FSB, LPC	T9_NAME	01/17/2007
24	SB PCI, PCIE, DMI, USB	T9_NAME	01/19/2007
25	SB Pwr Mgt, GPIO, Clink	T9_NAME	01/22/2007
26	SB Power & Ground	T9_NAME	01/17/2007
27	SB Decoupling	T9_NAME	01/17/2007
28	SB Misc	(T9_MLB)	08/24/2006
29	Clock (CK505)	T9_NAME	01/22/2007
30	Clock Termination	(MASTER)	08/23/2006
31	DDR2 SO-DIMM Connector A	(M59_SYNC)	08/24/2006
32	DDR2 SO-DIMM Connector B	(M59_SYNC)	08/24/2006
33	Memory Active Termination	(T9_NAME)	11/14/2006
34	Left I/O Board Connector	(M59_SYNC)	08/24/2006
35	Ethernet (Yukon)	T9_NAME	01/17/2007
36	Yukon Power Control	T9_NAME	01/23/2007
37	Ethernet Connector	M76_MLB	01/18/2007
38	FireWire Link (TSB83AA22)	M76_MLB	01/18/2007
39	FireWire PHY (TSB83AA22)	M76_MLB	01/18/2007
40	FireWire Port Power	M76_MLB	01/18/2007
41	FireWire Ports	M76_MLB	01/18/2007
42	PATA Connector	(MASTER)	(MASTER)
43	External USB Connector	M76_MLB	01/18/2007
44	Left Clutch Barrel Interconnect	M76_MLB	01/18/2007

Page	(.csa)	Contents	Sync	Date
45	49	SMC	T9_NAME	01/17/2007
46	50	SMC Support	(MASTER)	(MASTER)
47	51	LPC+ Debug Connector	M76_MLB	01/18/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	(MASTER)	(MASTER)
50	54	Current Sensing	(MASTER)	(MASTER)
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	01/18/2007
53	58	ALS Support	M76_MLB	01/18/2007
54	59	Sudden Motion Sensor (SMS)	M76_MLB	01/18/2007
55	61	SPI BootROM	T9_NAME	01/17/2007
56	69	PBus-In & Battery Connectors	(M59_SYNC)	09/09/2006
57	70	Power FETs	M76_MLB	01/12/2007
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/2007
59	72	IMVP6 NB Gfx Core Regulator	M76_MLB	01/23/2007
60	73	5V / 3.3V Power Supply	M76_MLB	01/23/2007
61	74	1.25V / 1.05V Power Supply	M76_MLB	01/23/2007
62	75	1.8V DDR2 Supply	M76_MLB	01/23/2007
63	76	1.5V Power Supply	M76_MLB	01/23/2007
64	77	FW PHY Power Supplies	M76_MLB	01/23/2007
65	78	3.425V G3Hot Supply & Power Control	(MASTER)	(MASTER)
66	80	NV G84M PCI-E	(MASTER)	(MASTER)
67	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
68	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
69	84	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
70	85	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
71	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
72	87	GPU Straps	(MASTER)	(MASTER)
73	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
74	89	GPU (G84M) Core Supply	(MASTER)	(MASTER)
75	90	LVDS Display Connector	(MASTER)	(MASTER)
76	94	DVI Display Connector	(MASTER)	(MASTER)
77	95	LVDS Interface Mux	(MASTER)	(MASTER)
78	96	M75 Specific Connectors	(M59_SYNC)	08/24/2006
79	100	CPU/FSB Constraints	T9_NAME	01/17/2007
80	101	NB Constraints	T9_NAME	01/17/2007
81	102	Memory Constraints	T9_NAME	01/17/2007
82	103	SB Constraints (1 of 2)	T9_NAME	01/17/2007
83	104	SB Constraints (2 of 2)	T9_NAME	01/17/2007
84	105	Clock & SMC Constraints	T9_NAME	01/17/2007
85	106	FireWire Constraints	T9_NAME	01/17/2007
86	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
87	108	M75 Specific Constraints	(MASTER)	(MASTER)
88	109	M75 Rule Definitions	(MASTER)	(MASTER)

ALIASES RESOLVED


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7225	1	SCHEM, MLB, M75	SCH	CRITICAL	
820-2101	1	PCBF, MLB, M75	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue Jan 23 15:38:53 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.	
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER		DESIGN CK		TITLE SCHEM, OROYA, M75	
	ENG APPD		MFG APPD			
	QA APPD		DESIGNER			
RELEASE		SCALE NONE				
 THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7225		
				REV. 10.0.0 SHT 1 OF 88		

T9 Diagram -- Needs to be updated to M75



System Block Diagram

SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	2	88



Power Block Diagram		
SYNC_MASTER=(T9_MLB)		SYNC_DATE=08/23/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	3	88

	APPLE COMPUTER INC.
---	---------------------



Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 4	OF 88

8		7		6		5		4		3		2		1	
BOM Variants															
BOM NUMBER		BOM NAME				BOM OPTIONS									
630-7931		PCBA, OROYA1, M75				M75_COMMON, EEE_X5D, CPU_2_2GHZ, FB_128_SAMSUNG									
630-7932		PCBA, OROYA2, M75				M75_COMMON, EEE_X5E, CPU_2_4GHZ, FB_256_SAMSUNG									
630-8659		PCBA, OROYA1, VRAM-HY, M75				M75_COMMON, EEE_XXS, CPU_2_2GHZ, FB_128_HYNIX									
630-8662		PCBA, OROYA2, VRAM-HY, M75				M75_COMMON, EEE_XXT, CPU_2_4GHZ, FB_256_HYNIX									
M75 BOM Groups															
BOM GROUP		BOM OPTIONS													
M75_COMMON		ALTERNATE, COMMON, M75_COMMON1, M75_COMMON2, M75_DEBUG, M75_PROGPARTS													
M75_COMMON1		EXTGPU_RST_YES, GPU_TMP401, HDCP, ISL9504B, LVDS_SEL_RESUME, ONEWIRE_PU													
M75_COMMON2		P1V8S3_1V825, SLG2AP101, SMS_M0T_DIS, YUKON_ULTRA, VGA_TERM_CONN													
M75_DEBUG		SMC_DEBUG_YES, XDP, XDP_CONN, LPCPLUS													
M75_PROGPARTS		BOOTROM_PROG, SMC_PROG													
BOM GROUP		BOM OPTIONS													
FB_128_SAMSUNG		VRAM_128, VRAM_SAMSUNG, VRAM_128_SAMSUNG													
FB_128_HYNIX		VRAM_128, VRAM_HYNIX, VRAM_128_HYNIX													
FB_256_SAMSUNG		VRAM_256, VRAM_SAMSUNG, VRAM_256_SAMSUNG													
FB_256_HYNIX		VRAM_256, VRAM_HYNIX, VRAM_256_HYNIX													
Bar Code Labels / EEE #'s															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5D]		CRITICAL		EEE_X5D				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5E]		CRITICAL		EEE_X5E				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXS]		CRITICAL		EEE_XXS				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXT]		CRITICAL		EEE_XXT				
Module Parts															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
337S3427		1	IC, MDC, SR, E0, ES2, 2.00, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_0GHZ				
337S3428		1	IC, MDC, SR, E0, ES2, 2.26, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_2GHZ				
337S3429		1	IC, MDC, SR, E0, ES2, 2.46, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_4GHZ				
338S0388		1	IC, GPU, NV G84M, BGA				U8000		CRITICAL						
338S0381		1	IC, NB, CRESTLINE, 965PM, B0, ES2				U1400		CRITICAL						
338S0335		1	IC, SB, ICH8M, B0, ES1, ES2, BGA				U2300		CRITICAL						
353S1461		1	IC, ISL9504, SYNC REG CTRL, 2PHAS, QFN48, LF				U7100		CRITICAL		ISL9504A				
353S1651		1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48				U7100		CRITICAL		ISL9504B				
359S0127		1	IC, 68 PIN, CK505, LOW POWER CLOCK GENER				U2900		CRITICAL		SLG8LP537				
359S0130		1	IC, SLG2AP101, LW PWR CLK GEN, CK505, QFN68				U2900		CRITICAL		SLG2AP101				
338S0386		1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN				U3700		CRITICAL						
338S0274		1	IC, SMC, HSB/2116				U4900		CRITICAL		SMC_BLANK				
341S2004		1	IC, SMC, DEVELOPMENT, M75				U4900		CRITICAL		SMC_PROG				
335S0384		1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8				U6100		CRITICAL		BOOTROM_BLANK				
341S2002		1	IC, EFI ROM, DEVELOPMENT, M75				U6100		CRITICAL		BOOTROM_PROG				
333S0404		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_SAMSUNG				
333S0409		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_HYNIX				
333S0382		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_SAMSUNG				
333S0401		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_HYNIX				
PART NUMBER		IS ALTERNATE FOR PART NUMBER	BOM OPTION		REF DES		COMMENTS:								
157S0011		157S0030			ALL		S&S alt to TOK/BI-Tech magnetics								
152S0476		152S0276			ALL		Inductor alternate								
353S1081		353S1294			ALL		TI alt to National								
138S0603		138S0602			ALL		Murata alt to Samsung								
BOM Configuration															
SYNC_MASTER=N/A SYNC_DATE=N/A															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-7225		REV. 10.0.0										
SCALE NONE		SHT 5	OF 88												

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT 5 OF 88	
NONE		

8

7

6

5

4

3

2

1

PROTO

See Perforce change notes for updates before Proto Release

12/22/06 -- Released for Proto (Schem Rev 08, PCB Rev 01)

EVT

8.1.0:

01/05/07 -- Clock Termination: Removed NO STUFF property from R3067

01/05/07 -- GPU FB: Corrected FB CLK termination (added cap and removed connection to VDDQ)

8.2.0:

01/08/07 -- GPU FB: Added VREF support for unterminated memory mode (added FETs and pulldown Rs)

9.0.0:

01/09/07 -- Temp Sensors: NO STUFFed C5520 (circuit should have only 1 cap)

01/12/07 -- Power Aliases: Moved Ethernet to PP3V3_S3 from S5 (layout improvements)

01/12/07 -- Power Supplies: Minor power supply feedback connection changes from M76

9.1.0:

01/17/07 -- Power Aliases: Moved LCD panel FET to PP3V3_S5 from S0

01/17/07 -- SMBus: Changed R5260 & R5261 from 4.7K to 3.3K

01/17/07 -- Sync with T9 noME (6.1.4) to pull in WOL_EN and Wake-on-Wireless support

01/17/07 -- Power FETs: Corrected BOM values for 5V/3.3V S3/S0 FETs

01/17/07 -- Power Sequencing: Added RC delay on PP1V8_S3 switcher enable

01/17/07 -- Testpoints: Removed FUNC_TEST from NB_RESET_L and FSB_DPWR_L per PCB request

01/17/07 -- BOM: Consolidated 3 caps on page 59 from 132S0120 to 132S0131

01/17/07 -- BOM: Added Hynix BOM configurations

9.2.0:

01/17/07 -- Power Aliases: Deleted alias that accidentally eliminated filtering on PP1V5_S0_SB_VCC1_5_B

01/18/07 -- Clock Termination: Changed series termination on all single ended clocks to 33 ohms

01/18/07 -- IMVP: Updated BOMOPTIONS and values for ISL9504B

01/18/07 -- Testpoints: Added NO_TEST property to LVDS_L_DATA_N<1>, _N<2>, _P<2> due to lack of layout space for TP

01/18/07 -- ODD Conn: Reconnected ODD power FET gate control circuitry to properly implement soft start (added one cap)

9.3.0:

01/19/07 -- SB Decoupling: Removed filtering for PP1V5_S0_SB_VCCGLANPLL to enable PP1V5_S0 corrections at SB

01/19/07 -- Ethernet Conn: Changed resistor short reference designators from R392x to RX392x

01/19/07 -- Clock Termination: Changed R3050 and R3055 to bypass discrete muxes for pending change to SLG2AP101

01/19/07 -- Power Sequencing: Added C7859 to create RC delay for 1.5 and 1.05V S0 rails

01/19/07 -- Power Sequencing: Changed power rail for U7850 to PP3V3_S5 to eliminate a leakage path

9.4.0:

01/19/07 -- GPU GPIOs: Added 2 TPs on GPIOs to make G-state externally visible

01/19/07 -- SB GPIOs: Changed SB_GPIO42 to WOW_EN and changed pullup to pulldown (T9_noME change 40787)

9.5.0:

01/22/07 -- LIO Conn: Removed unnecessary aliases as T9 reference design now matches M75 (T9_noME change 40998)

01/22/07 -- Clocks: Changed U2900 to SLG2AP101 as primary clock chip (T9_noME change 40975)

01/22/07 -- Clock Termination: Added R3051 for Silego 537/101 compatibility

01/22/07 -- BOM: Added BOMOPTIONS for SLG2AP101 (primary) and SLG8LP537 (backup)

01/22/07 -- BOM: Selected P1V8S3_1V825 BOMOPTION to lift voltage at FB memories

10.0.0:

01/23/07 -- BOM: Changed C3860/61 to 22pF from 27 pF based on -R characterization (T9_noME change 41248)

01/23/07 -- BOM: Changed FB memories to new Samsung and Hynix APNs (also added new BOMOPTIONS to GPU straps)

01/23/07 -- Released for EVT (Schem Rev 10, PCB Rev 02)

Revision History

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7225

SHT

6

OF

88

REV.

10.0.0

8

7

6


5


4


3

2

1







PLACEMENT_NOTE=Place R1024 near ITP connector (if present)

PLACE C1000 CLOSE TO CPU_TEST4 PIN. MAKE SURE CPU_TEST4 IS REFERENCED TO GND

LAYOUT NOTE:
COMP0,2 CONNECT WITH Z0=27.4OHM,
MAKE TRACE LENGTH SHORTER THAN 0.5".
COMP1,3 CONNECT WITH Z0=55OHM,
MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-7225

REV. 10.0.0

SCALE NONE

SHT 10


OF 88



CPU Power & Ground
SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		11	88



CPU Decoupling & VID

SYNC_MASTER=M76_MLB

SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 12	OF 88

D

C

B

A

D


C

B

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC_MASTER=T9_NOME SYNC_DATE=12/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	13	88



NB CPU Interface
SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 14	OF 88

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.
If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	15	88







NB Power 1

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. 10.0.0

SCALE NONE SHT 18 OF 88





NB Graphics Decoupling

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT

22

OF

88



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	23	88



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1

If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

Provide a pull-down on this GPIO if not used.



LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE

NOTE: ICH CLPWROK input must be PWRGD signal for
PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M,
PP1V05_S0M, PP0V9_S3M and PP0V9_S0M.
If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLPVR HAS INT 20K PD ENABLED
AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted
until VccCL3_3, VccLAN3_3 and VccLAN1_05
have been up for at least 1ms.


SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=T9_NOME SYNC_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 25	OF 88



SB Decoupling

SYNC_MASTER=T9_NAME

SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE	SHT	27	OF 88
NONE			






CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.


(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

CLK Termination

(Note: HOST/SRC/GFX clock termination removed. Silego SL8GLP536 or equiv. support only)




CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SL8LP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).

GPU Clock Gating



Unused Clocks



Clock Termination

SYNC_MASTER=(MASTER) SYNC_DATE=08/23/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	30	88



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_A
- =PP0V9_S3M_MEM_DIMMVREFA
- =PPSPD_S0M_MEM_A (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:
(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	31	88



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 32	OF 88



Memory Active Termination

SYNC_MASTER=(T9_NOME) SYNC_DATE=11/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT

33

OF

88

[illegible][illegible][illegible]

D

C

B

A

Page Notes
Power aliases required by this page:

- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:

- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL (See note by pin)

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

No link: 171 mA
10 Mbps: 179 mA
100 Mbps: 203 mA
1000 Mbps: 426 mA

No link: 130 mA
10 Mbps: 130 mA
100 Mbps: 150 mA
1000 Mbps: 290 mA

No link: 4 mA
10 Mbps: 4 mA
100 Mbps: 70 mA
1000 Mbps: 4 mA

No link: 60 mA
10 Mbps: 70 mA
100 Mbps: 150 mA
1000 Mbps: 80 mA

No link: 82 mA
10 Mbps: 108 mA
100 Mbps: 126 mA
1000 Mbps: 218 mA

No link: 0 mA
10 Mbps: 30 mA
100 Mbps: 70 mA
1000 Mbps: 150 mA

PCIE ENET D2R P
PCIE ENET D2R N
PCIE ENET R2D C P
PCIE ENET R2D C N
PCIE CLK100M ENET P
PCIE CLK100M ENET N
ENET CLKREQ L
PCIE WAKE L
ENET RESET L
ENET MDI P<0>
ENET MDI N<0>
ENET MDI P<1>
ENET MDI N<1>
ENET MDI P<2>
ENET MDI N<2>
ENET MDI P<3>
ENET MDI N<3>

Placement notes:
- Place C3730 close to southbridge.
- Place C3731 close to southbridge.
- Pin 42 should be NC (or TP) net.

SIGNAL_MODEL=EMPTY
SIGNAL_MODEL=EMPTY
SIGNAL_MODEL=EMPTY
SIGNAL_MODEL=EMPTY

R3740 R3741
R3742 R3743
R3744 R3745
R3746 R3747

C3740
C3742
C3744
C3746

ENET MDIO
ENET MDIO1
ENET MDIO2
ENET MDIO3

Part numbers: U3700, U3780, R3760, R3780, R3781

Table with BOM details:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, 6GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, 6GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
Apple Computer Inc.
Drawing Number: 051-7225 Rev.: 10.0.0
Scale: NONE Shit: 35 Of: 88


- [illegible]

[illegible]

Power aliases required by this page:
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
157S0030	2	XFMR, ISO, HALF-PORT, 1000T, 16P, SMD, 2MM	T3900, T3901	CRITICAL	

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

DO NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 37	OF 88




FireWire Link (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		38	88



FireWire PHY (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 39	OF 88


Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	40	88





IDE (ODD) Connector

Unused SATA Ports

PATA Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE


SHT

42


OF

88


Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	43	88



Left Clutch Barrel Interconnect

SIM Interconnect

Left Clutch Barrel Interconnect

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	44	88













D



C

B

A



Current & Voltage Sensing	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7225		10.0.0
	SCALE	SHT	OF	
	NONE	49	88	

[illegible]

A diagram of a 4-pin header. Each of the four pins is labeled "GND" in a yellow box. The pins are connected to a common ground plane on the right side of the diagram.

(Th1H) Placement note: Place on left side of fan cutout

(Th0H)

(TG0H) Placement note: Place near GPU

CRITICAL
J5510
BM02B-ACHKS-GAN-TF-LF-SN-M
M-RT-SM
3
1
2
4

518S0487

CRITICAL
J5520
BM02B-ACHKS-GAN-TF-LF-SN-M
M-RT-SM
3
1
2
4

518S0487

PP3V3 S0
R5500
1 47 2
MIN LINE WIDTH=0.38 mm
MIN NECK WIDTH=0.25 mm
VOLAGE=2.5V
MAKE_BASE=TRUE

XW5510
SM
1 2
XW5511
SM
1 2
XW5520
SM
1 2
XW5521
SM
1 2

C5510
0.0022uF
100V
CERM
402
C5520
0.0022uF
100V
CERM
402

RSFSTHMSNS_D_P
RSFSTHMSNS_D_N
HSTHMSNS_D_P
HSTHMSNS_D_N

REMTHMSNS_DX_P
REMTHMSNS_DX_N

U5500
EMC1033
TSSOP
1 VDD
2 DP1/DN2
3 DN1/DP2
4 ADDR/THERM*
5 GND
6 ALERT*/THERM2*
7 SMDATA
8 SMCLK

CRITICAL

NC

REMTHMSNS_I2CADDR


R5501
33K
50 17/16W
MF-LF
2402

SMBUS SMC B S0_SCL
SMBUS SMC B S0_SDA

R5501 determines SMBus Addr (Read/Write)
7.5k => 0x98/0x99
12k => 0x9A/0x9B
20k => 0x78/0x79
33k => 0x7A/0x7B

[illegible]

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7225		10.0.0
	SCALE	SHT	OF	
	NONE	51	88	



Fan Connectors

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-7225

SHT
52

REV.
10.0.0

OF
88



ALS Support

SYNC_MASTER=M76_MLB

SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. SCALE	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	NONE	SHT 53	OF 88




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33


Alias SCL/SDA to GND if using analog outputs only

Desired orientation when
placed on board top-side:



Desired orientation when
placed on board bottom-side:





SPI BootROM

SYNC_MASTER=T9_NOME

SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 55	OF 88







DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM


IMVP6 CPU VCore Regulator

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		58	88



IMVP6 NB Gfx Core Regulator

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	59	88



5V / 3.3V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT

60

OF

88




1.25V / 1.05V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 61	OF 88



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0346	1	RES, 21.5K, 1%, 1/16W, 402, LF	R7520		P1V8S3_1V825

1.8V DDR2 Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. 10.0.0

SCALE NONE SHT 62 OF 88



1.5V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		63	88

D

C

B


A

D

C

B

A



FW PHY Power Supplies

SYNC_MASTER=M76_MLB

SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 64	OF 88

Power Control Signals



Need to ensure that
TPS51117 PG00D does not
deassert while GPU
VIDs are changing
GPU core voltage.


G84M GPU requires rails to come up in the following order:

- 1) 1.2V
- 2) 3.3V
- 3) Vcore
- 4) 1.8V

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



- Vout = 3.425
200mA max output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Unused PG00D Signals


```

65 61 TP P1V25ENET PG00D — TP P1V25ENET PG00D 61 65
      — MAKE BASE=TRUE
65 62 TP P1V8S3 PG00D — TP P1V8S3 PG00D 62 65
      — MAKE BASE=TRUE

```

1.5V / 1.05V PWRGD Circuit


Reports when 1.5V S0 and 1.05V S0 are in regulation



SB GPIO has ability to force all GPU rails off
R7853 acts as pull-up for open-drain GPIO.

PP1V2_GPU needs to ramp
first via RC control


Fast wake glitch filter. Should not be necessary to stuff if GPU supplies and PGOOD revalidate before 99ms SMC timer expires.




NOTE: 0.9V/2.5V is not checked!

Other S0 Rails PWRGD Circuit

Does not include GFX rails



LTC2900 typical threshold is 93.5% (4.675V, 3.086V, 1.685V, 1.120V)



3.425V G3Hot Supply & Power Control	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

	SIZ
--	-----

DRAWING NUMBER

REV.

SCALE	
NONE	


SHT

65 OF 88

```
Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)
```




SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 66	OF 88

Page Notes

Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	67	88

Power aliases required by this page:
 - =PP1V2_GPU_FBPLLAVDD
 - =PP1V8_GPU_FBI0

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 68	OF 88

Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	69	88



Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	70	88


```
Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```



000	SS-A1					
A	8					
GPI00	K3	GPU HPD	72	76		
GPI01	H1	NC GPU GPIO 1	72			
GPI02	K5	GPU BL PWM	72	77		
GPI03	G5	GPU PANEL EN	72	77		
GPI04	E2	GPU BKLT EN	72	77		
GPI05	J5	GPU VCORE VID0	72	74		
GPI06	G6	GPU VCORE VID1	72	74		
GPI07	K6	GPU VGA EN L	72			
GPI08	E1	NC GPU GPIO 8	72			
GPI09	D2	TP GPU GSTATE<0>	72			
GPI010	H5	FB VREF UNTERM	68	69	70	72
GPI011	F4	GPU VCORE VID2	72			
GPI012	E3	GPU GPIO 12	72			
GPI013	U3	GPU VCORE PWRCCTL0	72	74		
GPI014	U4	GPU VCORE PWRCCTL1	72	74		
SPDIF	J6	NC GPU SPDIF	72			
STEREO	T3	NC GPU STEREO	72			
BUFRST_L	F3	TP GPU BUFRST L	72			
JTAG_TCK	AJ11	TP GPU JTAG TCK	72			
JTAG_TDI	AK12	TP GPU JTAG TDI	72			
JTAG_TDO	AL12	TP GPU JTAG TDO	72			
JTAG_TMS	AK11	TP GPU JTAG TMS	72			
JTAG_TRST_L	AL13	TP GPU JTAG TRST L	72			
MIOA_CLKOUT	R4	TP GPU MIOA_CLKOUT_P	72			
MIOA_CLKOUT_L	P4	TP GPU MIOA_CLKOUT_N	72			
MIOA_CTL3	P3	TP GPU MIOA CTL3	72			
MIOA_DE	F1	TP GPU MIOA DE	72			
MIOAD0	N2	GPU MIOA D<0>	72			
MIOAD1	N2	GPU MIOA D<1>	72			
MIOAD2	N1	GPU MIOA D<2>	72			
MIOAD3	N3	GPU MIOA D<3>	72			
MIOAD4	M1	GPU MIOA D<4>	72			
MIOAD5	M3	GPU MIOA D<5>	72			
MIOAD6	P5	GPU MIOA D<6>	72			
MIOAD7	N6	TP GPU MIOA D<7>	72			
MIOAD8	N5	GPU MIOA D<8>	72			
MIOAD9	M4	GPU MIOA D<9>	72			
MIOAD10	L4	GPU MIOA D<10>	72			
MIOAD11	L5	GPU MIOA D<11>	72			
MIOA_HSYNC	R3	TP GPU MIOA_HSYNC	72			
MIOA_VSYNC	R1	TP GPU MIOA_VSYNC	72			
MIOB_CLKIN	AE4	TP GPU MIOB_CLKIN	72			
MIOB_CLKOUT	AD4	TP GPU MIOB_CLKOUT_P	72			
MIOB_CLKOUT_L	AD5	TP GPU MIOB_CLKOUT_N	72			
MIOB_CTL3	AD3	TP GPU MIOB_CTL3	72			
MIOB_DE	AD1	TP GPU MIOB DE	72			
MIOB00	AC3	GPU MIOB D<0>	72			
MIOB01	AC1	GPU MIOB D<1>	72			
MIOB02	AC2	TP GPU MIOB D<2>	72			
MIOB03	AB2	TP GPU MIOB D<3>	72			
MIOB04	AB1	TP GPU MIOB D<4>	72			
MIOB05	AA1	TP GPU MIOB D<5>	72			
MIOB06	AB3	TP GPU MIOB D<6>	72			
MIOB07	AA3	TP GPU MIOB D<7>	72			
MIOB08	AC5	GPU MIOB D<8>	72			
MIOB09	AB5	GPU MIOB D<9>	72			
MIOB10	AB4	GPU MIOB D<10>	72			
MIOB11	AA5	GPU MIOB D<11>	72			
MIOB_HSYNC	AF3	GPU MIOB_HSYNC	72			
MIOB_VSYNC	AE3	TP GPU MIOB_VSYNC	72			
THERMDP	K1	GPU TDIODE_P	51	72	87	
THERMDN	J1	GPU TDIODE_N	51	72		

NV G84M GPIO/MIO/Misc	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

Page Notes

Power aliases required by this page:

- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD
- =PP3V3_GPU_DAC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Sum of peak currents: 240mA

PP1V8_GPU

L8800
FERR-220-OHM
0402

20mA peak per diff pair
160mA peak for all pairs

C8800 4.7UF 20V 603
C8801 0.1UF 20V 402
C8803 0.1UF 20V 402

Place at AF9 Place at AF8

PP1V8_GPU_IFPAB_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

L8805
FERR-220-OHM
0402

40mA peak

C8805 4.7UF 20V 603
C8806 0.1UF 20V 402

PP1V8_GPU_IFPAB_PLLVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPAB_VPROBE
GPU_IFPAB_RSET

PP3V3_GPU_TMDS

L8810
FERR-220-OHM
0402

20mA peak per diff pair
200mA peak for all pairs

C8810 4.7UF 20V 603
C8811 0.1UF 20V 402
C8813 0.1UF 20V 402

Place at AD6 Place at AE7

PP3V3_GPU_IFPCD_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=3.3V

L8815
FERR-220-OHM
0402

40mA peak

C8815 4.7UF 20V 603
C8816 0.1UF 20V 402

PP1V8_GPU_IFPCD_PLLVDD F
MIN LINE WIDTH=0.3 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPCD_VPROBE
GPU_IFPCD_RSET

Sum of peak currents: 390mA

PP3V3_GPU

L8820
FERR-220-OHM
0402

120mA peak

C8820 4.7UF 20V 603
C8821 0.1UF 20V 402

PP3V3_GPU_DACA_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACA_VREF
GPU_DACA_RSET

L8830
FERR-220-OHM
0402

150mA peak

C8830 4.7UF 20V 603
C8831 0.1UF 20V 402

PP3V3_GPU_DACB_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACB_VREF
GPU_DACB_RSET

NO STUFF
L8840
FERR-220-OHM
0402

120mA peak

C8845 4.7UF 20V 603
C8840 4.7UF 20V 603
C8841 0.1UF 20V 402

PP3V3_GPU_DACC_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACC_VREF
GPU_DACC_RSET

GPU_PANEL_DDC_CLK
GPU_PANEL_DDC_DATA
GPU_I2CH_SCL
GPU_I2CH_SDA
SMBUS_SMC_0_S0_SCL
SMBUS_SMC_0_S0_SDA

I2CS must be pulled up if not used
I2CS addr fixed at 0x9E,0x9F

OMIT

U8000
NB8P-GS-A1
BGA
(5 OF 8)

IFPA_TXC_AK9
IFPA_TXC_L_AJ9
IFPA_TXD0_L_AH6
IFPA_TXD0_L_AJ6
IFPA_TXD1_L_AH8
IFPA_TXD1_L_AJ8
IFPA_TXD2_L_AH7
IFPA_TXD2_L_AJ7
IFPA_TXD3_L_AH5
IFPA_TXD3_L_AJ5

LVDS L CLK P
LVDS L CLK N
LVDS L DATA P<0>
LVDS L DATA N<0>
LVDS L DATA P<1>
LVDS L DATA N<1>
LVDS L DATA P<2>
LVDS L DATA N<2>
NC LVDS L DATAP<3>
NC LVDS L DATAN<3>

IFPB_TXC_AK4
IFPB_TXC_L_AL4
IFPB_TXD4_L_AM6
IFPB_TXD4_L_AL6
IFPB_TXD5_L_AM7
IFPB_TXD5_L_AL7
IFPB_TXD6_L_AK6
IFPB_TXD6_L_AL6
IFPB_TXD7_L_AK5
IFPB_TXD7_L_AL5

LVDS U CLK P
LVDS U CLK N
LVDS U DATA P<0>
LVDS U DATA N<0>
LVDS U DATA P<1>
LVDS U DATA N<1>
LVDS U DATA P<2>
LVDS U DATA N<2>
NC LVDS U DATAP<3>
NC LVDS U DATAN<3>

IFPC_TXC_AM2
IFPC_TXC_L_AM3
IFPC_TXD0_L_AE2
IFPC_TXD0_L_AE1
IFPC_TXD1_L_AF1
IFPC_TXD1_L_AF2
IFPC_TXD2_L_AG1
IFPC_TXD2_L_AH1

TMDS CLK P
TMDS CLK N
TMDS DATA P<0>
TMDS DATA N<0>
TMDS DATA P<1>
TMDS DATA N<1>
TMDS DATA P<2>
TMDS DATA N<2>

IFPD_TXC_AG3
IFPD_TXC_L_AH2
IFPD_TXD4_L_AK1
IFPD_TXD4_L_AJ1
IFPD_TXD5_L_AL2
IFPD_TXD5_L_AL1
IFPD_TXD6_L_AJ2
IFPD_TXD6_L_AJ3

NC GPU IFPD CLK P
NC GPU IFPD CLK N
TMDS DATA P<3>
TMDS DATA N<3>
TMDS DATA P<4>
TMDS DATA N<4>
TMDS DATA P<5>
TMDS DATA N<5>

DACA_RED_AH11
DACA_GREEN_AJ12
DACA_BLUE_AH12

GPU VGA R
GPU VGA G
GPU VGA B

DACA_HSYNC_AF10
DACA_VSYNC_AK10

GPU VGA HSYNC
GPU VGA VSYNC

DACB_RED_R6
DACB_GREEN_T5
DACB_BLUE_T6

GPU TV C
GPU TV Y
GPU TV COMP

DACB_CS_NC_GPU_CS_NC
DACC_RED_AF6
DACC_GREEN_AG6
DACC_BLUE_AE5

NC_GPU_CS_NC
NC_GPU_R2
NC_GPU_G2
NC_GPU_B2

DACC_HSYNC_AG7
DACC_VSYNC_AG5

NC_GPU_H2SYNC
NC_GPU_V2SYNC

I2CA_SCL_K2
I2CA_SDA_J3

NC_GPU_I2CA_SCL
NC_GPU_I2CA_SDA

I2CB_SCL_H4
I2CB_SDA_J4

GPU_DVI_DDC_CLK
GPU_DVI_DDC_DATA

Composite/S-Video VGA Component

C	R	Pr
Y	G	Y
Comp	B	Pb

NV G84M Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	73	88



GPU VCore Setpoints

VID2	VID1	VID0	C D E	Vout
0	0	0	- - -	0.965 (rsvd state)
0	0	1	Y - -	1.060 (max batt)
0	1	1	Y Y -	1.156 (balanced)
1	1	1	Y Y Y	1.251 (max perf)

All other states not defined

GPU (G84M)	Core	Supply
------------	------	--------

SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
----------------------	--------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 74	OF 88



LVDS Display Connector

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		75	88


Left ALS Connector



Top-Case Connector



SATA HDD & IR & SIL Flex Connector



M75 Specific Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

78

OF

88

8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	16 31
	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	16 31
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16 31 33
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<1..0>	16 31 33
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS_L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS_L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE_L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	16 32
	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	16 32
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16 32 33
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<3..2>	16 32 33
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B RAS_L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B CAS_L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B WE_L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<7>	17 32

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. 10.0.0

SCALE NONE SHT 81 OF 88

Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
IDF_PDD	IDF_55S	IDF	IDF_PDD<15...0>
IDF_PDA	IDF_55S	IDF	IDF_PDA<2...0>
IDF_PDCS	IDF_55S	IDF	IDF_PDCS1 L
IDF_PDCS	IDF_55S	IDF	IDF_PDCS3 L
IDF_CN1L	IDF_55S	IDF	IDF_PDIOW L
IDF_PD1OR_L	IDF_55S	IDF	IDF_PD1OR L
IDF_CN1L	IDF_55S	IDF	IDF_PDDACK L
IDF_CN1I	IDF_55S	IDF	IDF_PDDRQ0
IDF_PD1ORDY	IDF_55S	IDF	IDF_PD1ORDY
IDF_TRQ14	IDF_55S	IDF	IDF_TRQ14
IDF_RST_I	IDF_55S	IDF	ODD_RST_5VTOL L
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D C P
	SATA_100D	SATA	SATA_A_R2D C N
	SATA_100D	SATA	SATA_A_R2D P
	SATA_100D	SATA	SATA_A_R2D N
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R P
	SATA_100D	SATA	SATA_A_D2R N
	SATA_100D	SATA	SATA_A_D2R C P
	SATA_100D	SATA	SATA_A_D2R C N
SATA_B_R2D	SATA_100D	SATA	TP_SATA_B_R2DP
	SATA_100D	SATA	TP_SATA_B_R2DN
	SATA_100D	SATA	SATA_B_R2D P
	SATA_100D	SATA	SATA_B_R2D N
SATA_B_D2R	SATA_100D	SATA	TP_SATA_B_D2RP
	SATA_100D	SATA	TP_SATA_B_D2RN
	SATA_100D	SATA	SATA_B_D2R C P
	SATA_100D	SATA	SATA_B_D2R C N
SATA_C_R2D	SATA_100D	SATA	TP_SATA_C_R2DP
	SATA_100D	SATA	TP_SATA_C_R2DN
	SATA_100D	SATA	SATA_C_R2D P
	SATA_100D	SATA	SATA_C_R2D N
SATA_C_D2R	SATA_100D	SATA	TP_SATA_C_D2RP
	SATA_100D	SATA	TP_SATA_C_D2RN
	SATA_100D	SATA	SATA_C_D2R C P
	SATA_100D	SATA	SATA_C_D2R C N
SATA_RB1AS	SATA_55S		SATA_RB1AS
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
	HDA_55S	HDA	HDA_BIT_CLK R
HDA_SYNC	HDA_55S	HDA	HDA_SYNC
	HDA_55S	HDA	HDA_SYNC R
HDA_RST_I	HDA_55S	HDA	HDA_RST L
	HDA_55S	HDA	HDA_RST L R
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
	HDA_55S	HDA	HDA_SDIN CODEC
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
	HDA_55S	HDA	HDA_SDOUT R
USB_EXT_A	USB_90D	USB	USB_EXT_A P
	USB_90D	USB	USB_EXT_A N
	USB_90D	USB	USB_EXT_A MUXED P
	USB_90D	USB	USB_EXT_A MUXED N
USB_MINI_T	USB_90D	USB	USB_MINI P
	USB_90D	USB	USB_MINI N
USB_EXT_D	USB_90D	USB	USB_WWAN P
	USB_90D	USB	USB_WWAN N
USB_CAMERA	USB_90D	USB	USB_CAMERA P
	USB_90D	USB	USB_CAMERA N
USB_BT	USB_90D	USB	USB_BT P
	USB_90D	USB	USB_BT N
USB_TPAD	USB_90D	USB	USB_TPAD P
	USB_90D	USB	USB_TPAD N
USB_TR	USB_90D	USB	USB_IR P
	USB_90D	USB	USB_IR N
USB_EXT_B	USB_90D	USB	USB_EXTB P
	USB_90D	USB	USB_EXTB N
USB_EXCARD	USB_90D	USB	USB_EXCARD P
	USB_90D	USB	USB_EXCARD N
USB_EXTC	USB_90D	USB	TP_USB_EXTCP
	USB_90D	USB	TP_USB_EXTCN
USB_RB1AS	USB_60S		USB_RB1AS
SMB_SB_SCL	SMB_55S	SMB	SMBUS_SB_SCL
SMB_SB_SDA	SMB_55S	SMB	SMBUS_SB_SDA
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS_SB_ME_SCL
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS_SB_ME_SDA
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R
	SPI_55S	SPI	SPI_SCLK
	SPI_55S	SPI	SPI_A_SCLK R
	SPI_55S	SPI	SPI_B_SCLK R
SPI_SI	SPI_55S	SPI	SPI_SI R
	SPI_55S	SPI	SPI_SI
	SPI_55S	SPI	SPI_A_SI R
	SPI_55S	SPI	SPI_B_SI R
SPI_S0	SPI_55S	SPI	SPI_S0
	SPI_55S	SPI	SPI_A_S0 R
	SPI_55S	SPI	SPI_B_S0
	SPI_55S	SPI	SPI_B_S0 R
SPI_CE_I0	SPI_55S	SPI	SPI_CE_R L<0>
	SPI_55S	SPI	SPI_CE_L<0>
SPI_CE_I1	SPI_55S	SPI	SPI_CE_R L<1>
	SPI_55S	SPI	SPI_CE_L<1>

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 82	OF 88



APPLE COMPUTER INC.

87654321

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI C BE L<3..0>	24 38
PCI_CNT1	PCI_55S	PCI	PCI IRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI DEVSEL_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L	24
PCI_CNT1	PCI_55S	PCI	PCI SERR_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI STOP_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI TRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW GNT_L	7 24 38 47
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L	24
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L	
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L	24
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L	
INT_PIRQA_L	PCI_55S	PCI	INT PIRQA_L	24
INT_PIRQB_L	PCI_55S	PCI	INT PIRQB_L	24
INT_PIRQC_L	PCI_55S	PCI	INT PIRQC_L	24
INT_PIRQD_L	PCI_55S	PCI	INT PIRQD_L	24 38
INT_PIRQE_L	PCI_55S	PCI	INT PIRQE_L	24
INT_PIRQE_L	PCI_55S	PCI	INT PIRQE_L	24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C P	
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C N	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R P	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R N	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C P	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C N	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R P	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R N	
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C P	24 34
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C N	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R P	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R N	24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C P	
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C N	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R P	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R N	
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C P	24 34
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R P	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R N	24 34
GLAN_COMP			GLAN COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK NB CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK NB DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK NB RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN CLK	
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN DATA	
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK WLAN RESET_L	
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK_VREF	16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK_VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK_VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C P	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C N	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D P	35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D N	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R P	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R N	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C P	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C N	35
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<0>	35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<1>	35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<2>	35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3>	35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<3>	35 37

SB Constraints (2 of 2)

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. 10.0.0

SCALE NONE SHT 83 OF 88

87654321



87654321

FireWire Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT 85 OF 88	
NONE		

87654321

8		7		6		5		4		3		2		1	
M75 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS						BOARD AREAS			BOARD UNITS (ALL OF MM)		ALLEGRO OVERSIGHT				
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM						NO_TYPE, BGA			MM		15.5.1				
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	=55_OHM_SE		=55_OHM_SE		30 MM		0 MM		0 MM			
STANDARD		*	Y	=DEFAULT		=DEFAULT		12.7 MM		=DEFAULT		=DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.100 MM		0.100 MM									
55_OHM_SE		*	Y	0.076 MM		0.076 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.125 MM		0.125 MM									
50_OHM_SE		*	Y	0.090 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
45_OHM_SE		TOP, BOTTOM	Y	0.150 MM		0.150 MM									
45_OHM_SE		*	Y	0.105 MM		0.105 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.185 MM		0.185 MM									
40_OHM_SE		*	Y	0.131 MM		0.131 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.335 MM		0.335 MM									
27P4_OHM_SE		*	Y	0.240 MM		0.240 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
70_OHM_DIFF		ISL3, ISL4	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL9, ISL10	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL2, ISL11	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
80_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
80_OHM_DIFF		ISL3, ISL4	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL9, ISL10	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
85_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
85_OHM_DIFF		ISL3, ISL4	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL9, ISL10	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL2, ISL11	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		TOP, BOTTOM	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL2, ISL11	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL2, ISL11	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
1:1_DIFFPAIR		*	Y	=STANDARD		=STANDARD		=STANDARD		0.1 MM		0.1 MM			
8		7		6		5		4		3		2		1	

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

DEFAULT

*

Y

=55_OHM_SE

=55_OHM_SE

30 MM

0 MM

0 MM

STANDARD

*

Y

=DEFAULT

=DEFAULT

12.7 MM

=DEFAULT

=DEFAULT

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

55_OHM_SE

TOP, BOTTOM

Y

0.100 MM

0.100 MM

55_OHM_SE

*

Y

0.076 MM

0.076 MM

=STANDARD

=STANDARD

=STANDARD

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

50_OHM_SE

TOP, BOTTOM

Y

0.125 MM

0.125 MM

50_OHM_SE

*

Y

0.090 MM

0.090 MM

=STANDARD

=STANDARD

=STANDARD

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

45_OHM_SE

TOP, BOTTOM

Y

0.150 MM

0.150 MM

45_OHM_SE

*

Y

0.105 MM

0.105 MM

=STANDARD

=STANDARD

=STANDARD

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

40_OHM_SE

TOP, BOTTOM

Y

0.185 MM

0.185 MM

40_OHM_SE

*

Y

0.131 MM

0.131 MM

=STANDARD

=STANDARD

=STANDARD

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

27P4_OHM_SE

TOP, BOTTOM

Y

0.335 MM

0.335 MM

27P4_OHM_SE

*

Y

0.240 MM

0.240 MM

=STANDARD

=STANDARD

=STANDARD

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

70_OHM_DIFF

*

N

=STANDARD

=STANDARD

=STANDARD

=STANDARD

=STANDARD

70_OHM_DIFF

ISL3, ISL4

Y

0.149 MM

0.149 MM

0.125 MM

0.125 MM

70_OHM_DIFF

ISL9, ISL10

Y

0.149 MM

0.149 MM

0.125 MM

0.125 MM

70_OHM_DIFF

ISL2, ISL11

Y

0.185 MM

0.185 MM

0.125 MM

0.125 MM

70_OHM_DIFF

TOP, BOTTOM

Y

0.185 MM

0.185 MM

0.125 MM

0.125 MM

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

80_OHM_DIFF

*

N

=STANDARD

=STANDARD

=STANDARD

=STANDARD

=STANDARD

80_OHM_DIFF

ISL3, ISL4

Y

0.115 MM

0.115 MM

0.125 MM

0.125 MM

80_OHM_DIFF

ISL9, ISL10

Y

0.115 MM

0.115 MM

0.125 MM

0.125 MM

80_OHM_DIFF

ISL2, ISL11

Y

0.140 MM

0.140 MM

0.125 MM

0.125 MM

80_OHM_DIFF

TOP, BOTTOM

Y

0.140 MM

0.140 MM

0.125 MM

0.125 MM

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

85_OHM_DIFF

*

N

=STANDARD

=STANDARD

=STANDARD

=STANDARD

=STANDARD

85_OHM_DIFF

ISL3, ISL4

Y

0.101 MM

0.101 MM

0.125 MM

0.125 MM

85_OHM_DIFF

ISL9, ISL10

Y

0.101 MM

0.101 MM

0.125 MM

0.125 MM

85_OHM_DIFF

ISL2, ISL11

Y

0.125 MM

0.125 MM

0.125 MM

0.125 MM

85_OHM_DIFF

TOP, BOTTOM

Y

0.125 MM

0.125 MM

0.125 MM

0.125 MM

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

90_OHM_DIFF

*

N

=STANDARD

=STANDARD

=STANDARD

=STANDARD

=STANDARD

90_OHM_DIFF

ISL3, ISL4

Y

0.102 MM

0.102 MM

0.220 MM

0.220 MM

90_OHM_DIFF

ISL9, ISL10

Y

0.102 MM

0.102 MM

0.220 MM

0.220 MM

90_OHM_DIFF

ISL2, ISL11

Y

0.130 MM

0.130 MM

0.220 MM

0.220 MM

90_OHM_DIFF

TOP, BOTTOM

Y

0.130 MM

0.130 MM

0.220 MM

0.220 MM

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

100_OHM_DIFF

*

N

=STANDARD

=STANDARD

=STANDARD

=STANDARD

=STANDARD

100_OHM_DIFF

ISL3, ISL4

Y

0.080 MM

0.080 MM

0.200 MM

0.200 MM

100_OHM_DIFF

ISL9, ISL10

Y

0.080 MM

0.080 MM

0.200 MM

0.200 MM

100_OHM_DIFF

ISL2, ISL11

Y

0.099 MM

0.099 MM

0.200 MM

0.200 MM

100_OHM_DIFF

TOP, BOTTOM

Y

0.099 MM

0.099 MM

0.200 MM

0.200 MM

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

110_OHM_DIFF

*

N

=STANDARD

=STANDARD

=STANDARD

=STANDARD

=STANDARD

110_OHM_DIFF

ISL3, ISL4

Y

0.077 MM

0.077 MM

0.330 MM

0.330 MM

110_OHM_DIFF

ISL9, ISL10

Y

0.077 MM

0.077 MM

0.330 MM

0.330 MM

110_OHM_DIFF

ISL2, ISL11

Y

0.089 MM

0.089 MM

0.330 MM

0.330 MM

110_OHM_DIFF

TOP, BOTTOM

Y

0.089 MM

0.089 MM

0.330 MM

0.330 MM

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

1:1_DIFFPAIR

*

Y

=STANDARD

=STANDARD

=STANDARD

0.1 MM

0.1 MM

SPACING_RULE_SET

LAYER

LINE-TO-LINE SPACING

WEIGHT

DEFAULT

*

0.1 MM

?

STANDARD

*

=DEFAULT

?

BGA_P1MM

*

=DEFAULT

?

BGA_P2MM

*

=DEFAULT

?

BGA_P3MM

*

=DEFAULT

?

NET_SPACING_TYPE1

NET_SPACING_TYPE2

AREA_TYPE

SPACING_RULE_SET

*

*

BGA

BGA_P1MM

MEM_CLK

*

BGA

BGA_P2MM

CLK_FSB

*

BGA

BGA_P2MM

CLK_PCIE

*

BGA

BGA_P2MM

CLK_MED

*

BGA

BGA_P2MM

CLK_SLOW

*

BGA

BGA_P2MM

FSB_DSTB

FSB_DSTB

BGA

BGA_P3MM

SPACING_RULE_SET

LAYER

LINE-TO-LINE SPACING

WEIGHT

1.5:1_SPACING

*

0.15 MM

?

1.8:1_SPACING

*

0.18 MM

?

2:1_SPACING

*

0.2 MM

?

2.5:1_SPACING

*

0.25 MM

?

3:1_SPACING

*

0.3 MM

?

4:1_SPACING

*

0.4 MM

?

NET_SPACING_TYPE1

NET_SPACING_TYPE2

AREA_TYPE

SPACING_RULE_SET

*

*

BGA

BGA_P1MM

MEM_CLK

*

BGA

BGA_P2MM

CLK_FSB

*

BGA

BGA_P2MM

CLK_PCIE

*

BGA

BGA_P2MM

CLK_MED

*

BGA

BGA_P2MM

CLK_SLOW

*

BGA

BGA_P2MM

FSB_DSTB

FSB_DSTB

BGA

BGA_P3MM

PHYSICAL_RULE_SET

LAYER

ALLOW_ROUTE_ON_LAYER?

MINIMUM LINE WIDTH

MINIMUM NECK WIDTH

MAXIMUM NECK LENGTH

DIFFPAIR PRIMARY GAP

DIFFPAIR NECK GAP

1:1_DIFFPAIR

*

Y

=STANDARD

=STANDARD

=STANDARD

0.1 MM

0.1 MM

M75 Rule Definitions

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

DRAWING NUMBER

REV.

D

051-7225

10.0.0

SCALE

SHT

OF

NONE

88

88

APPLE COMPUTER INC.

APPLE

8

7

6

5

4

3

2

1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

M75 Rule Definitions

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

88

OF

88