

CZC Digital technologies Co.,LTD

Board name: Mother Board Schematic

Project name: **CPL S01 (R48)**

Version: VerC

Start Date:JAN 6,2010

VerA Release Data:

- 1. System Block Diagram & Schematic page description;
- 2. Power Block Diagram & Discription;
- 3. Annotations & information;
- 4. Schematic modify Item and history;
- 5. Power on & off Sequence;
- 6. ACPI Mode Switch Timings;
- 7. Power On Sequence Map;
- 8. CLOCK Distribution;

Hardware drawing by: _____

Hardware check by: _____

EMI Check by: _____


Power drawing by: _____

Power check by: _____


Manager Sign by: _____

	CZC Technology zw		
	Title <Title>		
	Size A4	Project Name R48	Rev C
	Date: Thursday, April 22, 2010 Sheet 1 of 56		

S45 System Block Ver:A



POWER RAIL	AC Mode					Battery Mode				
	S0	S1	S3	S4	S5	S0	S1	S3	S4	S5
+V3.3AUX	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
+V5AUX	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
+V1.5	ON	ON	ON	OFF	OFF	ON	ON	ON	OFF	OFF
+V0.75S	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
+V5S	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
+V3.3S	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
+V1.5S	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
+V1.8S	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
+V1.5S	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
+V1.1S	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
+Vcore	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
GFXCORE	ON	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF



Voltage Rails

+Vcore:0.75V-1.1V


+VDC	Primary DC system power supply(9V-12V)
+VCC_core	Core/VTt voltage for processor
+V1.8S	1.8V For PCH CPU
+V1.1S	1.05V /1.1V For PCH CPU GPU
+V0.75S	0.75V DDRIII Termination voltage
+V1.5S	1.5V for system power
+V1.5	1.5V power rail for DDRIII
+V3.3AUX	3.3V always on power rail
+V3.3S	3.3V main power rail
+V5AUX	5V always on power rail
+V5S	5V main power rail

Power States

state \ signal	PM_SLP_S4#	PM_SLP_S3#	+V*AUX	+V*	+V*S	CLOCKS
Full ON		HIGH	ON	ON	ON	ON
S1M(Power On Suspend)		HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)	HIGH	LOW	ON	ON	OFF	OFF
S4(Suspend to DISK)	LOW	LOW	ON	OFF	OFF	OFF
S5/Soft Off With AC IN	LOW	LOW	ON	OFF	OFF	OFF
G3 With Battery	LOW	LOW	OFF	OFF	OFF	OFF

[Option]:ns -- Component marked "ns" is not stuff
[Use State]:new --Component Marked "new" is new Materiel.

PCB Footprints



I2C SMB Address

Device	Address	Hex(W/R)	Bus	Master
Clock Generator	1101 001x	D2H/D3H		
SO-DIMM0	1010 000x	0xA0	SMB_CLK/DATA	PCH
SO-DIMM1	1010 010x	0xA4		
OZ8805LN	0001 011x	16H/17H	EC_I2C_CLK2/DATA2	EC
Thermal Diode G781	1001 100x	98H/99H	EC_I2C_CLK/DATA	

Board stack up description

PCB Layers	Trace Impedence:50ohm +/-15%
Top(Signal1)	
Ground	
Signal2	
Signal3	
Power	
Signal4	
Ground	
Bottom(Signal5)	

PCB Layer Difference signal Impedence list

USB signal difference impedance 85ohm
LVDS signal difference impedance 85ohm
DDRIII signal difference impedance 85ohm
DDRIII CLK signal difference impedance 68ohm

Wake up Events








Wake Events	State Supported(AC)
LID switch from EC	S3 support
Power Button from EC	S3,S4,S5 support
Keyboard from EC	No
USB device	No




CZC Technology

zw

Title <Title>		
Size A3	Project Name R48	Rev C
Date: Thursday, April 22, 2010	Sheet 4 of	56







CZC Technology

ZW

Title

Panel &VGA connect

Size

A

Project Name

R48

Rev

C

Date


Thursday, April 22, 2010



Sheet

6

of

56







V1.5 5.7/10.11/33.35

5.27 DRAMRST_CTRL

Close to DIMM



RESERVED

R1047 100K

R1048 100K

R1049 100K

R1050 100K

R1051 100K

R1052 100K

R1053 100K

R1054 100K

R1055 100K

R1056 100K

R1057 100K

R1058 100K

R1059 100K

R1060 100K

R1061 100K

R1062 100K

R1063 100K

R1064 100K

R1065 100K

R1066 100K

R1067 100K

R1068 100K

R1069 100K

R1070 100K

R1071 100K

R1072 100K

R1073 100K

R1074 100K

R1075 100K

R1076 100K

R1077 100K

R1078 100K

R1079 100K

R1080 100K

R1081 100K

R1082 100K

R1083 100K

R1084 100K

R1085 100K

R1086 100K

R1087 100K

R1088 100K

R1089 100K

R1090 100K

R1091 100K

R1092 100K

R1093 100K

R1094 100K

R1095 100K

R1096 100K

R1097 100K

R1098 100K

R1099 100K

R1100 100K

R1101 100K

R1102 100K

R1103 100K

R1104 100K

R1105 100K

R1106 100K

R1107 100K

R1108 100K

R1109 100K

R1110 100K

R1111 100K

R1112 100K

R1113 100K

R1114 100K

R1115 100K

R1116 100K

R1117 100K

R1118 100K

R1119 100K

R1120 100K

R1121 100K

R1122 100K

R1123 100K

R1124 100K

R1125 100K

R1126 100K

R1127 100K

R1128 100K

R1129 100K

R1130 100K

R1131 100K

R1132 100K

R1133 100K

R1134 100K

R1135 100K

R1136 100K

R1137 100K

R1138 100K

R1139 100K

R1140 100K

R1141 100K

R1142 100K

R1143 100K

R1144 100K

R1145 100K

R1146 100K

R1147 100K

R1148 100K

R1149 100K

R1150 100K

R1151 100K

R1152 100K

R1153 100K

R1154 100K

R1155 100K

R1156 100K

R1157 100K

R1158 100K

R1159 100K

R1160 100K

R1161 100K

R1162 100K

R1163 100K

R1164 100K

R1165 100K

R1166 100K

R1167 100K

R1168 100K

R1169 100K

R1170 100K

R1171 100K

R1172 100K

R1173 100K

R1174 100K

R1175 100K

R1176 100K

R1177 100K

R1178 100K

R1179 100K

R1180 100K

R1181 100K

R1182 100K

R1183 100K

R1184 100K

R1185 100K

R1186 100K

R1187 100K

R1188 100K

R1189 100K

R1190 100K

R1191 100K

R1192 100K

R1193 100K

R1194 100K

R1195 100K

R1196 100K

R1197 100K

R1198 100K

R1199 100K

R1200 100K

R1201 100K

R1202 100K

R1203 100K

R1204 100K

R1205 100K

R1206 100K

R1207 100K

R1208 100K

R1209 100K

R1210 100K

R1211 100K

R1212 100K

R1213 100K

R1214 100K

R1215 100K

R1216 100K

R1217 100K

R1218 100K

R1219 100K

R1220 100K

R1221 100K

R1222 100K

R1223 100K

R1224 100K

R1225 100K

R1226 100K

R1227 100K

R1228 100K

R1229 100K

R1230 100K

R1231 100K

R1232 100K

R1233 100K

R1234 100K

R1235 100K

R1236 100K

R1237 100K

R1238 100K

R1239 100K

R1240 100K

R1241 100K

R1242 100K

R1243 100K

R1244 100K

R1245 100K

R1246 100K

R1247 100K

R1248 100K

R1249 100K

R1250 100K

R1251 100K

R1252 100K

R1253 100K

R1254 100K

R1255 100K

R1256 100K

R1257 100K

R1258 100K

R1259 100K

R1260 100K

R1261 100K

R1262 100K

R1263 100K

R1264 100K

R1265 100K

R1266 100K

R1267 100K

R1268 100K

R1269 100K

R1270 100K

R1271 100K

R1272 100K

R1273 100K

R1274 100K

R1275 100K

R1276 100K

R1277 100K

R1278 100K

R1279 100K

R1280 100K

R1281 100K

R1282 100K

R1283 100K

R1284 100K

R1285 100K

R1286 100K

R1287 100K

R1288 100K

R1289 100K


R1290 100K

R1291 100K


R1292 100K

R1293 100K

R12



Channel A High :9.2mm





CZC Technology

ZW





Title		
Panel &VGA connect		
Size	Project Name	Rev
A	R48	C
Date:		Sheet
Thursday, April 22, 2010		10 of 56

Channel B High :5.2mm

+V1.5 5,7,8,10,33,35
+V3.3S 5,9,10,12,13,14,15,16,17,18,19,20,21,22,24,25,27,28,29,34,35,36,37,38,48
+V0.75S 10,28,33



VrefCA on both S0-DIMMs can be connected by a single M_VREF_MCH trace
VrefDQ on both S0-DIMMs can be shared by a second separate M_VREF_MCH trace



Note:
S0-DIMM1 SPD Address is 0x44
S0-DIMM1 TS Address is 0x34

S0-DIMM1 is placed farther from the Processor than S0-DIMM0

Layout Note: Place these caps near S0-DIMM1.




CZC Technology

ZW

Panel &VGA connect

Size	Project Name	Rev
A	R48	C
Date:	Thursday, April 22, 2010	Sheet 11 of 56

Total Power:495mW
Typical current:IDD=150mA
@3.3V Core and 3.3V IO



Design Note:
1.PCI2_TME
0=overclocking of CPU and SRC allowed
1=overclocking of CPU and SRC NOT allowed
2.PCI5_I7P_EN
0=SRC5/SRC5#
1=I7P/I7P#
On powerup,The logic value on this pin determines Function 0 or Function 1
3.PCI4_SRC5_EN
0=PCI_STOP#/CPU_STOP#
1=SRC5/SRC5#
On powerup,The logic value on this pin determines Function 0 or Function 1

FSC BSEL2	FSB BSEL1	FSA BSEL0	Host Clock frequency MHz
1	0	1	100
0	0	1	133
0	1	1	166
0	1	0	200
0	0	0	266
1	0	0	333
1	1	0	400
1	1	1	Reserved



CZC Technology

ZW

Panel &VGA connect

A4

Project Name


R48


Rev





C


Date: Thursday, April 22, 2010


Sheet 12 of 56

















RGB_SEL#	OUT
L	GPU
H	IGP



+V3.3S 14, 15, 16, 17, 18, 19, 21, 23, 25, 26, 28, 29, 35, 36, 37, 38
+V3.3S 5, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 24, 25, 27, 28, 29, 34, 35, 36, 37, 38, 48



LN21133-D407-9F



CZC Technology

ZW

Title

SATA HDD ODD

Size	A4
------	----


Project Name

R48

Date: Thursday, April 22, 2010


Sheet 23 of 56

Close to U26



Pin Name:


- 1) name_AR8131M&8132M/AR8121&8114
- 2) One name denotes the two names are the same.



For AR8121/8114: remove C320, R339
Q7 close to Pin8

For AR8121/8114 : Remove R336

25MHz Crystal



For AR8121/8114 : Remove C322

C684, C685
close to
Pin8




R6,R8,R13 and R14 are pull-up resistors, which might not be necessary due to existence on motherboard.


For AR8132/M and AR8114:
R549,R550,R551,R554,C731 and
C732 can be removed.



+V5AUX




Layout: Place near to 8102E



For AR8121/8114: Remove R335


TWSI





Pin6 AVDD CEN/AVDDH R1120 0 R0603 ns AVDDH


For AR8131/M, AR8132/M: Remove R342

~~For AR8131/M, 8132/M: remove FB74~~



- If overclocking, R332, FB75 stuffed and R330 removed.
- If not overclocking, R330, FB75 stuffed and R332 removed.
- For AR8131/M, AR8132/M: FB75 can be 0 ohm






AGC_LV1	AGC_LV2	AGC ON Level	Po Rl=4
0	0	9.8dBV	2.0W
0	1	9.0dBV	1.8W
1	0	8.1dBV	1.5W
1	1	6.0dBV	1.0W

CZC Technology






File: HW Audio-ALC883

Size: A2 Project Name: R48 Rev: C


Date: Thursday, April 22, 2010 Sheet: 25 of 56






+V5S 14,15,16,17,18,19,20,21,23,25,28,29,35,36,37,38
 +V3.3S 5,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,27,28,29,34,35,36,37,38,48




 CZC Technology			
Title Cardreader SD/MMC/MS			
Size A3	Project Name R48	Rev C	
Date: Thursday, April 22, 2010	Sheet 26	of 56	







FAN_V=3.30V,Vfan=5V
FAN_V2.65V,Vfan=4V
FAN_V=1.98V,Vfan=3V



87213-xxx0x-x
Aces

87213-xxx0x-x
Aces



19,22,30,32,33,34,35,37,38,39	+VDC	VDC1	TestP	TPC60	ns
5,13,14,15,16,17,19,21,22,24,25,27,29,30,31,32,34,35	+V3.3AUX	V33A1	TestP	TPC60	ns
17,19,22,24,27,29,32,33,34,35,36	+V5Aux	V5A1	TestP	TPC60	ns
10,11,33	+V0.75S	V75	TestP	TPC60	ns
14,15,16,17,18,19,20,21,23,25,26,29,35,36,37,38	+V5S	V5S1	TestP	TPC60	ns
5,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,27,29,34,35,36,37,38,48	+V3.3S	V33S1	TestP	TPC60	ns
7,15,16,34,36	+V1.8S	V18S1	TestP	TPC60	ns
7,38	+VCORE	CPUCORE1	TestP	TPC60	ns
7,16,21,22,35,36	+V1.5S	V15S1	TestP	TPC60	ns
14,27,32,36	PM_RSMRST#	RSMRST#1	TestP	TPC30	ns
36	V1_1S_VTT_PWROK	V1_PWROK1	TestP	TPC30	ns
37	GFX_PWROK	GFX_PWROK1	TestP	TPC30	ns
27,38	VR_ON	IMVP_ON1	TestP	TPC30	ns
27,33,34,35,36	MAIN_ON	MAIN_ON1	TestP	TPC30	ns
14,19,27,38	IMVP_OK	IMVP_OK1	TestP	TPC30	ns
14,22,27,38	SLP_S3#	SLP_S3#1	TestP	TPC30	ns
14,22,27,29	SLP_S4#	SLP_S4#1	TestP	TPC30	ns

AD:90W 4.74A 30mohm

87343-92xx ACES

PWRCN1
2pWafer
HW2_2P5

GND_AD

Layout:Use bridge connect GND_AD and GND

GND_AD

27 AC_OFF

From EC

+V3.3AUX

R887

20K,1%

D46

BAT54SPT

SOT23

Q99

2N7002K

SOT23

C1049

1000pF/50V,X7R

R892

20K

R0402

Boot to XP OS

22.32 PWRSWCC_MBXF

3-6.5V

27 AC_IN

+V3.3AUX

Q98

2N7002K

SOT23

R889

1K

C1050

1000pF/50V,X7R

R891

20K,1%

C1293

4700pF/50V,X7R

R890

10K

C1048

1000pF/50V,X7R

R888

15K


AD+


+VDC 19,22,28,32,33,34,35,37,38,39
+V3.3AUX 5,13,14,15,16,17,19,21,22,24,25,27,28,29,31,32,34
BATT+ 31,39
Iac_P 39




CZC Technology




Title		
Size A3	Project Name R48	Rev C
Date: Thursday, April 22, 2010	Sheet 30 of	56










+V3_3S	+V3_3S	5,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,27,28,29,34,36,37,38
+VSS	+VSS	14,15,16,17,18,19,20,21,23,25,26,28,29,36,37,38
+V3_3AUX	+V3_3AUX	5,13,14,15,16,17,19,21,22,24,25,27,28,29,30,31,32,34
+V5AUX	+V5AUX	17,19,22,24,27,28,29,32,33,34,36
VDDC	VDDC	36,43
+VDC	+VDC	19,22,28,30,32,33,34,37,38,39
+V1_1S	+V1_1S	7,13,14,16,17,34,36
+V1_5	+V1_5	5,7,8,10,11,33
+V1_5S	+V1_5S	7,16,21,22,28,36
1.8V_REG	1.8V_REG	36,42,43,44
+V1_1S_VTT	+V1_1S_VTT	5,7,12,16,17,36
MVDDQ	MVDDQ	36,43,45,46,47
1.0V_REG	1.0V_REG	36,41,42,43,44









PEG_RXN[15:0] PEG_RXN[15:0] 5

PEG_RXP[15:0] PEG_RXP[15:0] 5


PEG_TXN[15:0] PEG_TXN[15:0] 5

PEG_TXP[15:0] PEG_TXP[15:0] 5


1.8V REG 1.8V_REG 35,36,42,43,44


1.0V REG 1.0V_REG 35,36,42,43,44

VDDR3 16,36,42,43,45,48




	CZC Technology				zw
	Title Madison PCI-E				
	Size B	Project Name R48			Rev C
	Date: Thursday, April 22, 2010 Sheet 41 of 56				





FOR M97, Broadway, Madiso and Park ONLY



This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

DDR3/GDDR3 Memory Stuff Option

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	0R/Short	680R
R_MEM_3	DNI	DNI
C_MEM	2.2nF	68pF

CHANNEL A: 256MB/512MB DDR3


Size per Part
1024 Mbit

Configuration
8 M x 16 x 8

Row x Col x Bank bits
13 x 10 x 3

DDR3 64M X 16bit	1GHz	Samsung	E-die	K4W1G1646E-HC1A
		Qimonda	A1-die	IDGH1G-04A1F1C-18
	900MHz	Samsung	E-die	K4W1G1646E-HC11
		Hynix	Orion-die	H5TQ1663BFR-12C
	800MHz	Qimonda	A1-die	IDGH1G-04A1F1C-16
		Samsung	E-die	K4W1G1646E-HC12
	700MHz	Hynix	Tiva-die	H5TQ1663AFR-14C
		Hynix	Orion-die	H5TS1663BFR-1
	667MHz	Samsung	D-die	K4W1G1646D-EC15
		Samsung	E-die	K4W1G1646E-HC15
		Qimonda	A1-die	IDGH1G-04A1F1C-13









Parts in red print are assigned the highest priority for Manhattan qualification.





CHANNEL B: 256MB/512MB DDR3

45 M0B[63:0] M0B[63:0]
45 QSB[7:0] QSB[7:0]
45 QSB[7:0] QSB[7:0]
45 QSB[7:0] QSB[7:0]

MVDDQ 35.36,43,45,46



PIN STRAPS



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS (0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE)
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	1
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9_ROMSI	VGA ENABLED	0
BIF_RX_PLL_CALIB_BP	GPIO21	BIF_RX_PLL_CALIB_BP	0
BIOS_ROM_EN	GPIO22_ROMCS#	ENABLE EXTERNAL BIOS ROM	1
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
SMS_EN_HARD	H2SYNC		0
CCBYPASS	GENERICC		0
AUD[1]	HSYNC_DAC1	built-in HDMI connector	1
AUD[0]	VSYNC_DAC1	Audio function present	1

AMD RESERVED CONFIGURATION STRAPS









ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC	GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO_28_TDO	GPIO21_BB_EN








CZC Technology




Title			zw
Madison Thermal Straps			
Size	Project Name	R48	Rev
C			C
Date:	Thursday, April 22, 2010	Sheet	48 of 56




C10756-10403-L

			
Title			
USB AUDIO board			
Size	A3	Project Name	R48
Date:	Thursday, April 22, 2010	Sheet	49 of 56







4. Schematic modify Item and history;

- 2009-12-03:
1. first Release and generate netfile.
- 2010-01-08:
1. P13 stuff R97.
 2. P14 Add R359 R360
 3. P16 Change R1005 pull high to VDDR3.
No stuff R204
 4. P19 Change D62 to R299
Correct channel A/B connection of GPU LVDS.
 5. P21 ns R457 R458
 6. P22 Change NEW_CARD_CLKREQ# pull high to +V3.3S(R282)
 7. P25 Add MDCCN1
ns D26
 7. P27 Add R436 1K,
Add BT_LED# to EC
 8. P29 change wifi LED connection,Touchpad CONN connection.
 9. P42 Add GR125 GR126 GR127 for the Ver A11 of PARK. U27.1 change to Madison_pwrok.
 10. P43 Add CT5 CT6 reserved.
 11. P44 Add Q34 Q35 GR164 GC301
 12. P45 Add GR165 for the Ver A11 of PARK.
 13. P46 Add CT3 CT4 reserved.
 14. P30-P40 change refer to SCH.

- VerC change list:
- hw:
- 1、修改部分0ohm电阻封装为R0402 0
 - 2,ns thermal sensor for DIMM(P09)
 - 3,ADD BIOS_LOCK SWITCH. (P13)
 4. ns MiniPCIE slot for 3G.(P21)
 - 5,ns C1200 C1230 C1234(P24)
 - 6,Reserved TPA6017A2,adjust amp out(p25)
 - 7,add R524,change R449 to 200K,for fan(p28)
 - 8,ns U19,stuff R1152(p41)
 - 9,add R517 (P40)
 - 10,del BT_Z1 (P52)
- Dwr:
- 1、更改R917 R919阻值，设定DDR3电源1.54V
 - 2、1.1S电源增加R1187 R1186 C1296频率调整电路
 - 3、更改R939 R937阻值，调整1.1S电源为1.129V
 - 4、去掉电阻R1179 0ohm电阻，去掉D69续流二极管，更改R978 1K 5%为1K 1%。
 - 5、R1153, R1154, C1277更改value设定GFX电源频率在350KHz
 - 6、OZ8291 DSLP pin改成2.2Kohm下拉到地
 - 7、R1181阻值更改以满足IMONITOR
 - 8、去掉OZ8291 VID 测试电路
 - 9、更改R1014阻值以满足cpucore的loadline，更改R1016 1K 5%为1K 1%，去掉R1182 0ohm电阻
 - 10、OZ8292 DSLP pin接2.2K电阻上拉到5VS以满足imvp6.5
 - 11、更改R1184阻值以满足IMONITOR,去掉D70 D71续流二极管，去掉OZ8292 VID 测试电路

	CZC Technology		
	ZW		
	<Title>		
	Size A4	Project Name R48	Rev C
Date:	Thursday, April 22, 2010		Sheet 56 of 56