

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M96
ÉVT
08/01/2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
				DATE	DATE

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	WFERRY-WF	05/11/2006
3	Power Block Diagram	POWER	06/30/2005
4	CONFIGURATION OPTIONS	(N/A)	(N/A)
5	Acoustic Cap BOM Config Tables	N/A	N/A
6	Functional Test and No-Tests	(MASTER)	(MASTER)
7	Power Aliases	WFERRY	06/15/2006
8	SIGNAL ALIAS /RESET	(MASTER)	(MASTER)
9	CPU FSB	M97	02/04/2008
10	CPU Power & Ground	(MASTER)	(MASTER)
11	CPU Decoupling & VID	MSARWAR	04/26/2006
12	extended Debug Port (XDP)	M97	02/04/2008
13	MCP CPU Interface	M97	02/04/2008
14	MCP Memory Interface	M97	02/04/2008
15	MCP Memory Misc	M97	02/04/2008
16	MCP PCIe Interfaces	M97	02/04/2008
17	MCP Ethernet & Graphics	M97	02/04/2008
18	MCP PCI & LPC	M97	02/04/2008
19	MCP SATA & USB	M97	02/04/2008
20	MCP HDA & MISC	M97	02/04/2008
21	MCP Power & Ground	M97	02/04/2008
22	MCP Standard Decoupling	M97	02/04/2008
23	MCP Graphics Support	M97	02/04/2008
24	SB Misc	M97	02/04/2008
25	FSB/DDR3 Vref Margining	BEN	01/15/2008
26	DDR3 Support	T18_MLB	01/30/2008
27	DDR3 DRAM Channel A (0-31)	(MASTER)	(MASTER)
28	DDR3 DRAM Channel A (32-63)		
29	DDR3 DRAM Channel B (0-31)	(MASTER)	(MASTER)
30	DDR3 DRAM Channel B (32-63)		
31	DDR BYPASSING 1	MEMORY	06/20/2005
32	DDR BYPASSING 2	MEMORY	06/20/2005
33	Memory Active Termination	M70	01/09/2007
34	Wireless M93 Connector	M70	01/09/2007
35	Hatch and Audio Connectors	(MASTER)	(MASTER)
36	SATA Connectors	CHANGZHANG	02/05/2008
37	USB EXTERNAL CONNECTORS	M70	01/09/2007
38	IPD Connector		
39	SMC	M97	02/21/2008
40	SMC SUPPORT	M70	01/09/2007
41	LPC+SPI Debug Connector	CHANGZHANG	01/24/2008


Page		Contents	Sync	Date
42	52	M97 SMBUS CONNECTIONS	BEN	02/04/2008
43	53	Voltage Sensors	M70	01/09/2007
44	54	Current Sensing	YUNWJ	02/04/2008
45	55	TEMPERATURE SENSORS	M70	01/09/2007
46	56	Fan	M70	01/09/2007
47	59	Sudden Motion Sensor (SMS)	M76_MLB	01/12/2007
48	61	SPI ROM	CHANGZHANG	02/15/2008
49	69	DC-In & Battery Connectors	M70	01/09/2007
50	71	IMVP6 CPU VCore Regulator	POWER	07/13/2005
51	72	MCP CORE REGULATOR	MINGJING	06/24/2008
52	73	1.8V LDO Supply		
53	74	1V05 S5 Power Supply	RXU_K20	05/21/2008
54	75	1.5V/0.75V Supplies	M70	01/09/2007
55	76	5V / 3.3V Power Supply	RXU_K20	05/21/2008
56	77	POWER SEQUENCING	YUAN_MA	02/04/2008
57	78	POWER FETS	YUAN_MA	02/04/2008
58	79	PBUS Supply/Battery Charger	M70	01/09/2007
59	90	LVDS,Camera Conn. and ALS Conn.	GPU	06/23/2006
60	93	DISPLAYPORT SUPPORT	NMARTIN	12/18/2007
61	94	DisplayPort Connector	M98_MLB	01/17/2008
62	97	LED Backlight Driver	(MASTER)	(MASTER)
63	98	LCD Backlight Support	M97	02/04/2008
64	99	Additional CPU/GPU Decoupling		
65	100	CPU/FSB Constraints	M97	02/04/2008
66	101	Memory Constraints	M97	02/04/2008
67	102	MCP Constraints 1	M97	02/04/2008
68	103	MCP Constraints 2	M97	02/04/2008
69	106	SMC Constraints	M97	02/04/2008
70	108	M96 Power and Ground Nets	(MASTER)	(MASTER)
71	109	M96 RULE DEFINITIONS	M97	02/04/2008

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7631	1	SCHEM, MLB, M96	SCH	CRITICAL	
820-2375	1	PCBF, MLB, M96	PCB	CRITICAL	

DRAWING
TITLE=M96_MLB
ABBREV=DRAWING
LAST_MODIFIED=Fri Aug 1 09:54:13 2008

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING	METRIC				 APPLE INC.			
					NOTICE OF PROPRIETARY PROPERTY			
	DRAFTER		DESIGN CK		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
	ENG APPD		MFG APPD		I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
	QA APPD		DESIGNER		I NOT TO REPRODUCE OR COPY IT			
RELEASE		SCALE		III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART				
		NONE		TITLE				
				SCHEM, MLB, M96				
 THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D		DRAWING NUMBER		REV.	
					051-7631		2.3.0	
				SHT 1		OF 71		



System Block Diagram

SYNC_MASTER=WFERRY-WF

SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		2	71	



</

8

7

6

5

4

3

2

1

1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0629	4	CAP, 1UF, 6.3V, 10%, 0402	07067, 07068, 07069, 07080	CRITICAL	SS_CAP_1UF
138S0629	7	CAP, 1UF, 6.3V, 10%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082	CRITICAL	SS_CAP_1UF
138S0629	9	CAP, 1UF, 6.3V, 10%, 0402	07066, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_1UF

MURATA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0628	4	CAP, 1UF, 6.3V, 10%, 0402	07067, 07068, 07069, 07080	CRITICAL	MU_CAP_1UF
138S0628	7	CAP, 1UF, 6.3V, 10%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082	CRITICAL	MU_CAP_1UF
138S0628	9	CAP, 1UF, 6.3V, 10%, 0402	07066, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_1UF

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0630	4	CAP, 1UF, 6.3V, 10%, 0402	07067, 07068, 07069, 07080	CRITICAL	TY_CAP_1UF
138S0630	7	CAP, 1UF, 6.3V, 10%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082	CRITICAL	TY_CAP_1UF
138S0630	9	CAP, 1UF, 6.3V, 10%, 0402	07066, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_1UF

2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	12	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	7	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF
138S0632	3	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_2_2UF

MURATA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	12	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	7	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF
138S0633	3	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_2_2UF

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	12	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	7	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF
138S0634	3	CAP, 2.2UF, 6.3V, 20%, 0402	07066, 07067, 07068, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_2_2UF

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0626	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_10UF
138S0626	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_10UF
138S0626	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_10UF
138S0626	3	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_10UF
138S0626	5	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	SS_CAP_10UF

MURATA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0625	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_10UF
138S0625	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_10UF
138S0625	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_10UF
138S0625	3	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_10UF
138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_10UF
138S0625	5	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	MU_CAP_10UF

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0627	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_10UF
138S0627	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_10UF
138S0627	10	CAP, 10UF, 6.3V, 20%, 0603	07066, 07067, 07068, 07069, 07080, 07081, 07082, 07083, 07084, 07085, 07086	CRITICAL	TY_CAP_10UF
138S					

[illegible]

These are normally testpoints but become NC
NO_TEST

NO_TEST

NO_TEST

NO_TEST

SCALE	SHI	OF
NONE	6	71

APPLE INC.

051-7631


2.3.0

SCALE NON

SHI

6

71



D

C

B


A


D

C

B

A





SYNC FROM M97

CPU FSB

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT 9 OF 71	



CPU Power & Ground		
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE		SHT	OF
NONE		10	71





eXtended Debug Port (XDP)

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHT 12	OF 71





MCP Memory Interface

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B


A

D

C

B

A



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Memory Misc

SYNC_MASTER=M97

SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		15	71	



PCI EXPRESS

MCP PCIe Interfaces

SYNC_MASTER=M97SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7631

REV.

2.3.0

SCALE


NONE

SHT

16

OF

71



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMS (3.3V), need aliases

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HOTPLUG_DET.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

MCP Ethernet & Graphics

SYNC_MASTER=M97

SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7631


REV. 2.3.0

SCALE NONE

SHT 17

OF 71





Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP SATA & USB

SYNC_MASTER=M97

SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE		SHT	OF
NONE		19	71



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L

R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.

NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

NOTE: MCP79 rev A01 does not support SPI1 option.


BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHZ	1
14.31818 MHZ	0

SPI Frequency Select		
Frequency	SPI_D0	SPI_CLK
31 MHZ	0	0
42 MHZ	0	1
25 MHZ	1	0
1 MHZ	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP HDA & MISC

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7631 REV. 2.3.0

SCALE NONE SHT 20 OF 71



MCP Power & Ground

SYNC_MASTER=M97

SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE		SHT	OF
NONE		21	71



MCP Standard Decoupling

SYNC_MASTER=M97

SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		22	71	



D

C

B

A

D

C

B

A

SYNC FROM M97

MCP Graphics Support		
SYNC_MASTER=M97		SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE NONE		SHT 23	OF 71	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C



A




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

LPC Reset (Unbuffered)



C



SB Misc			
SYNC_MASTER=M97		SYNC_DATE=02/04/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7631	2.3.0	
SCALE	SHT	OF	71
NONE		24	

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
A	B	A	B	C
0x00	0x00	0x00	0x00	0x00
0x87	0x87	0x87	0x87	0x55
-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
5 mA	5 mA	5 mA	5 mA	0.52 mA
0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM, 0, 5%, 0402, SM, LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM, 0, 5%, 0402, SM, LF	R2905	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=01/15/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	25	71





A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (0-31)

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

SCALE

SHT

OF

2.3.0


D

051-7631

NONE

27

71



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (32-63)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



DDR3 DRAM Channel B (0-31)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel B (32-63)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	30	71



DDR BYPASSING 1

SYNC_MASTER=MEMORY

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		31	71	



APPROXIMATE CAP ARRANGEMENT

DDR BYPASSING 2

SYNC_MASTER=MEMORY

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		32	71	



Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	33	71



Wireless M93 Connector

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	REV.
NONE		34	71	



Micro-DisplayPort / USB to RIO Hatch Assembly

Audio Connector

Hatch and Audio Connectors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7631

REV.

2.3.0

SCALE


NONE

SHT


35


OF

71



SATA Connectors		
SYNC_MASTER=CHANGZHANG		SYNC_DATE=02/05/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.	SIZE D	DRAWING NUMBER 051-7631
	SCALE NONE	SHT 36
	OF 71	REV. 2.3.0





IPD Connector

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT





III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		38	71	





SMC Reset Button / Brownout Detect

SMC 1.05V to 3.3V Level Shifting




Debug Power Button


SMC Crystal Circuit



SMC 3.3V to 1.05V Level Shifting



SMC AVREF Supply



SMC SUPPORT

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D DRAWING NUMBER: 051-7631 REV.: 2.3.0

SCALE: NONE SHT: 48 OF: 71



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHZ	0	0
42 MHZ	0	1
25 MHZ	1	0
1 MHZ	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected w/ R5190,R5191,R5192,R5193

MCP79 Internal SPI MUX Support

Not supported in Rev A01 MCP79 silicon

MCP SPI Override Options

Internal MUX in rev B01 does not work as intended.
Now MCP_CS1_YES and MCP_CS1_NO determines external MUX option.

SPI MUX BYPASS

LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7631 REV. 2.3.0

SCALE NONE SHT 41 OF 71



Voltage Sensors

SYNC_MASTER=N70

SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	REV.
NONE		43	71	



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7631

REV.

2.3.0

SCALE


NONE

SHT

44

OF

71



CPU/MCP T-Diode Thermal Sensor

LOCAL TEMP NEAR FRONT EDGE

LOCAL TEMP NEAR AIR VENT

LOCAL TEMP NEAR POWER SUPPLIES

(Write: 0x92 Read: 0x93)


(Write: 0x92 Read: 0x93)

(Write: 0x90 Read: 0x91)

TEMPERATURE SENSORS		
SYNC_MASTER=M70		SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHT 45	OF 71

FAN CONNECTOR



Fan

SYNC_MASTER=M70

SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		46	71	





SPI ROM

SYNC_MASTER=CHANGZHANG

SYNC_DATE=02/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		48	71	

DC - JACK INTERFACE



OneWire OVP


BATTERY INTERFACE



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator

Q6990 will pull down P3V42G3H_SHDN_L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.




DC-In & Battery Connectors		
SYNC_MASTER=M70		SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	49	71

IMVP6 CPU VCORE REGULATOR



MCP CORE POWER SUPPLY

The schematic diagram illustrates the power supply circuit for the MCP CORE. Key components include the MCP2000 core, various resistors (R7260-R7299), capacitors (C7255-C7299), and MOSFETs (Q7260, Q7265). The circuit is powered by a 5V supply (PP5V S3 MCPREG) and a 3V3 supply (PP3V3 S3 MCPREG). The output voltage is regulated by the MCP CORE REGULATOR, which is configured with the following settings:

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)

MCP CORE REGULATOR

SYNC_MASTER=MINGJING SYNC_DATE=06/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-7631 REV. 2.3.0

SCALE NONE SHIT OF 51 71

APPLE INC.

MCP CORE POWER SUPPLY

Table 1: MCP CORE REGULATOR

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)

Table 2: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 3: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 4: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 5: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 6: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 7: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 8: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 9: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 10: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V
+1.047V	+1.124V	+0.885V
+0.996V	+1.065V	+0.830V
+0.952V	+0.994V	+0.789V
+0.913V	+0.977V	+0.752V
+0.876V	+0.917V	+0.719V

Table 11: MCP CORE REGULATOR

Rev A01 Voltage	Rev A01P Voltage	Production Voltage
+1.224V	+1.355V	+1.060V
+1.158V	+1.243V	+0.994V
+1.101V	+1.216V	+0.937V

MCP CORE POWER SUPPLY

MCP CORE REGULATOR

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

051-7631

2.3.0



1.8V LDO Supply

SYNC_MASTER=SYNC_DATE=

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
SCALE		SHT	OF	
NONE		52	71	

1V05 S5 POWER SUPPLY

supply for MCP1V05 AUX, FSB (CPU & MCP) VTT, 1V05 S0



1V05 S5 Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE		SHT	OF
NONE		53	71



D







Power Control Signals

S0 ENABLE

3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT

OTHER S0 RAILS PG00D

POWER SEQUENCING

SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7631	
NONE	SHT	56	OF 71

[illegible][illegible][illegible][illegible]

PBUS SUPPLY / BATTERY CHARGER

TO SYSTEM

TO BATTERY

AMON PULLDOWN LOGIC

BATTERY CHARGING

PBUS Supply/Battery Charger

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-7631 REV. 2.3.0

SCALE NONE SHT 58 OF 71

APPLE INC.



PBUS SUPPLY / BATTERY CHARGER

TO SYSTEM

TO BATTERY

AMON PULLDOWN LOGIC

BATTERY CHARGING

PBUS Supply/Battery Charger

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-7631 REV. 2.3.0

SCALE NONE SHT 58 OF 71

APPLE INC.



APN: 518S0536

LVDS, Camera Conn. and ALS Conn.
SYNC_MASTER=GPU SYNC_DATE=06/23/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7631		2.3.0
	SCALE	SHT	OF	
	NONE	59	71	

D

C

B

A


D

C

B

A

17	=MCP_HDMI_TXC_P	---	DP_ML_P<3>	---	61	67	
17	=MCP_HDMI_TXC_N	---	DP_ML_N<3>	---	MAKE_BASE=TRUE	61	67
17	=MCP_HDMI_TXD_P<0>	---	DP_ML_P<2>	---	MAKE_BASE=TRUE	61	67
17	=MCP_HDMI_TXD_N<0>	---	DP_ML_N<2>	---	MAKE_BASE=TRUE	61	67
17	=MCP_HDMI_TXD_P<1>	---	DP_ML_P<1>	---	MAKE_BASE=TRUE	61	67
17	=MCP_HDMI_TXD_N<1>	---	DP_ML_N<1>	---	MAKE_BASE=TRUE	61	67
17	=MCP_HDMI_TXD_P<2>	---	DP_ML_P<0>	---	MAKE_BASE=TRUE	61	67
17	=MCP_HDMI_TXD_N<2>	---	DP_ML_N<0>	---	MAKE_BASE=TRUE	61	67
17	=MCP_HDMI_HPD	---	DP_HPD	---	MAKE_BASE=TRUE	61	
17	=MCP_HDMI_DDC_CLK	---	DP_IG_DDC_CLK	---	MAKE_BASE=TRUE	60	
17	=MCP_HDMI_DDC_DATA	---	DP_IG_DDC_DATA	---	MAKE_BASE=TRUE	60	



DISPLAYPORT SUPPORT

SYNC_MASTER=NMARTIN SYNC_DATE=12/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7631

REV.

2.3.0

SCALE

NONE

SHT

60

OF

71



 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
	SCALE	SHT	OF
	NONE	61	71

D



B

A

D

C

B

Δ

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT





III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
------	----------------	------

SCALE	SHT	OF
NONE	62	71

40x 2.2uF 0402



Additional CPU/GPU Decoupling

SYNC_MASTER=	SYNC_DATE=
--------------	------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	64	71

8		7		6		5		4		3		2		1																																	
PCI-Express																																															
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>PCIE_900</td><td>*</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td></tr><tr><td>CLK_PCIE_1000</td><td>*</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr></table>																PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	PCIE_900	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	CLK_PCIE_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF								
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																								
PCIE_900	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																								
CLK_PCIE_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																								
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>PCIE</td><td>*</td><td>=3X_DIELECTRIC</td><td>?</td></tr><tr><td>CLK_PCIE</td><td>*</td><td>20 MIL</td><td>?</td></tr><tr><td>MCP_PEX_COMP</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>																SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	PCIE	*	=3X_DIELECTRIC	?	CLK_PCIE	*	20 MIL	?	MCP_PEX_COMP	*	8 MIL	?																
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																												
PCIE	*	=3X_DIELECTRIC	?																																												
CLK_PCIE	*	20 MIL	?																																												
MCP_PEX_COMP	*	8 MIL	?																																												
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4																																															
Analog Video Signal Constraints																																															
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>CRT_50S</td><td>*</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>																PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD																
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																								
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD																																								
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>CRT</td><td>*</td><td>=4:1_SPACING</td><td>?</td></tr><tr><td>CRT_2CRT</td><td>*</td><td>=STANDARD</td><td>?</td></tr><tr><td>CRT_2CLK</td><td>*</td><td>50 MIL</td><td>?</td></tr><tr><td>CRT_2SWITCHER</td><td>*</td><td>250 MIL</td><td>?</td></tr><tr><td>CRT_SYNC</td><td>*</td><td>16 MIL</td><td>?</td></tr><tr><td>MCP_DAC_COMP</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr></table>																SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	CRT	*	=4:1_SPACING	?	CRT_2CRT	*	=STANDARD	?	CRT_2CLK	*	50 MIL	?	CRT_2SWITCHER	*	250 MIL	?	CRT_SYNC	*	16 MIL	?	MCP_DAC_COMP	*	=2:1_SPACING	?				
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																												
CRT	*	=4:1_SPACING	?																																												
CRT_2CRT	*	=STANDARD	?																																												
CRT_2CLK	*	50 MIL	?																																												
CRT_2SWITCHER	*	250 MIL	?																																												
CRT_SYNC	*	16 MIL	?																																												
MCP_DAC_COMP	*	=2:1_SPACING	?																																												
CRT signal single-ended impedance varies by location: - 37.5-ohm from MCP to first termination resistor. - 50-ohm from first to second termination resistor. - 75-ohm from output of three-pole filter to connector (if possible). R/G/B signals should be matched as close as possible and < 10 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.																																															
Digital Video Signal Constraints																																															
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>DP_1000</td><td>*</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr><tr><td>LVDS_1000</td><td>*</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr><tr><td>MCP_DV_COMP</td><td>*</td><td>Y</td><td>20 MIL</td><td>20 MIL</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>																PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	DP_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	LVDS_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																								
DP_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																								
LVDS_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																								
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD																																								
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>DISPLAYPORT</td><td>*</td><td>=3X_DIELECTRIC</td><td>?</td></tr><tr><td>LVDS</td><td>*</td><td>=3X_DIELECTRIC</td><td>?</td></tr></table>																SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	DISPLAYPORT	*	=3X_DIELECTRIC	?	LVDS	*	=3X_DIELECTRIC	?																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																												
DISPLAYPORT	*	=3X_DIELECTRIC	?																																												
LVDS	*	=3X_DIELECTRIC	?																																												
LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.																																															
SATA Interface Constraints																																															
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>SATA_1000</td><td>*</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr><tr><td>SATA_1000_HDD</td><td>*</td><td>=100_OHM_DIFF_HDD</td><td>=100_OHM_DIFF_HDD</td><td>=100_OHM_DIFF_HDD</td><td>=100_OHM_DIFF_HDD</td><td>=100_OHM_DIFF_HDD</td><td>=100_OHM_DIFF_HDD</td></tr></table>																PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	SATA_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	SATA_1000_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD								
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																								
SATA_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																								
SATA_1000_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD																																								
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>SATA</td><td>*</td><td>=4X_DIELECTRIC</td><td>?</td></tr><tr><td>SATA_TERM</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>																SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SATA	*	=4X_DIELECTRIC	?	SATA_TERM	*	8 MIL	?																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																												
SATA	*	=4X_DIELECTRIC	?																																												
SATA_TERM	*	8 MIL	?																																												
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.																																															
<table><tr><th colspan="4">MCP Constraints 1</th></tr><tr><td colspan="2">SYNC_MASTER=M97</td><td colspan="2">SYNC_DATE=02/04/2008</td></tr><tr><td colspan="4">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="4">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="4">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="4">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="4">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table>																MCP Constraints 1				SYNC_MASTER=M97		SYNC_DATE=02/04/2008		NOTICE OF PROPRIETARY PROPERTY				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING				I TO MAINTAIN THE DOCUMENT IN CONFIDENCE				II NOT TO REPRODUCE OR COPY IT				III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
MCP Constraints 1																																															
SYNC_MASTER=M97		SYNC_DATE=02/04/2008																																													
NOTICE OF PROPRIETARY PROPERTY																																															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																															
II NOT TO REPRODUCE OR COPY IT																																															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																															
<table><tr><td colspan="2">SIZE</td><td colspan="2">DRAWING NUMBER</td><td colspan="2">REV.</td></tr><tr><td colspan="2">D</td><td colspan="2">051-7631</td><td colspan="2">2.3.0</td></tr><tr><td colspan="2">SCALE</td><td colspan="2">SHT</td><td colspan="2">OF</td></tr><tr><td colspan="2">NONE</td><td colspan="2">67</td><td colspan="2">71</td></tr></table>																SIZE		DRAWING NUMBER		REV.		D		051-7631		2.3.0		SCALE		SHT		OF		NONE		67		71									
SIZE		DRAWING NUMBER		REV.																																											
D		051-7631		2.3.0																																											
SCALE		SHT		OF																																											
NONE		67		71																																											
8		7		6		5		4		3		2		1																																	

8		7		6		5		4		3		2		1	
M96 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS															
BOARD LAYERS										BOARD AREAS			BOARD UNITS (ALL OF MM)	ALLEGRO VERSION	
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM										NO_TYPE, BGA_P1MM			MM	15.2	
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	=50_OHM_SE		0.200 MM		30 MM		0 MM		0 MM			
STANDARD		*	Y	=DEFAULT		=DEFAULT		12.7 MM		=DEFAULT		=DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.210 MM		0.200 MM									
55_OHM_SE		ISL2, ISL13	Y	0.075 MM		0.075 MM		=STANDARD		=STANDARD		=STANDARD			
55_OHM_SE		*	Y	0.066 MM		0.066 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.250 MM		0.200 MM									
50_OHM_SE		ISL2, ISL13	Y	0.085 MM		0.085 MM		=STANDARD		=STANDARD		=STANDARD			
50_OHM_SE		*	Y	0.066 MM		0.066 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.350 MM		0.200 MM									
40_OHM_SE		ISL2, ISL13	Y	0.122 MM		0.122 MM		=STANDARD		=STANDARD		=STANDARD			
40_OHM_SE		*	Y	0.110 MM		0.110 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.215 MM		0.200 MM									
27P4_OHM_SE		*	Y	0.215 MM		0.215 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
70_OHM_DIFF		ISL2, ISL4, ISL5, ISL10, ISL11, ISL13	Y	0.132 MM		0.132 MM				0.200 MM		0.200 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.180 MM		0.180 MM				0.150 MM		0.150 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
90_OHM_DIFF		ISL2, ISL4, ISL5, ISL10, ISL11, ISL13	Y	0.085 MM		0.085 MM				0.250 MM		0.250 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.205 MM		0.200 MM				0.160 MM		0.160 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF		ISL2, ISL4, ISL5, ISL10, ISL11, ISL13	Y	0.065 MM		0.065 MM				0.280 MM		0.280 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.179 MM		0.179 MM				0.200 MM		0.200 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF_HDD		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF_HDD		ISL2, ISL4, ISL5, ISL10, ISL11, ISL13	Y	0.065 MM		0.065 MM				0.280 MM		0.280 MM			
100_OHM_DIFF_HDD		TOP, BOTTOM	Y	0.179 MM		0.179 MM				0.200 MM		0.200 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE_MEM		TOP, BOTTOM	Y	0.170 MM		0.110 MM		10 MM							
40_OHM_SE_MEM		ISL2, ISL13	Y	0.122 MM		0.066 MM		170 MM		=STANDARD		=STANDARD			
40_OHM_SE_MEM		*	Y	0.110 MM		0.066 MM		170 MM		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
1:1_DIFFPAIR		*	Y	=STANDARD		=STANDARD		=STANDARD		0.1 MM		0.1 MM			
D															
C															
B															
A															
8															
7															
6															
5															
4															
3															
2															
1															

SPACING_RULE_SET				LAYER	LINE-TO-LINE SPACING		WEIGHT								
DEFAULT				*	0.1 MM		?								
STANDARD				*	=DEFAULT		?								
BGA_P1MM				*	=DEFAULT		?								
BGA_P2MM				*	=DEFAULT		?								
BGA_P3MM				*	=DEFAULT		?								
SPACING_RULE_SET				LAYER	LINE-TO-LINE SPACING		WEIGHT								
1.5:1_SPACING				*	0.15 MM		?								
2:1_SPACING				*	0.2 MM		?								
2.5:1_SPACING				*	0.25 MM		?								
3:1_SPACING				*	0.3 MM		?								
4:1_SPACING				*	0.4 MM		?								
4:1_SPACING				*	0.4 MM		?								
2.20:1_SPACING				*	0.228 MM		?								
1.1:1_SPACING				*	0.110 MM		?								
SPACING_RULE_SET				LAYER	LINE-TO-LINE SPACING		WEIGHT								
2X_DIELECTRIC				TOP, BOTTOM	0.230 MM		?								
3X_DIELECTRIC				TOP, BOTTOM	0.345 MM		?								
4X_DIELECTRIC				TOP, BOTTOM	0.460 MM		?								
5X_DIELECTRIC				TOP, BOTTOM	0.575 MM		?								
2X_DIELECTRIC				ISL2, ISL13	0.110 MM		?								
3X_DIELECTRIC				ISL2, ISL13	0.165 MM		?								
4X_DIELECTRIC				ISL2, ISL13	0.220 MM		?								
5X_DIELECTRIC				ISL2, ISL13	0.275 MM		?								
2X_DIELECTRIC				*	0.120 MM		?								
3X_DIELECTRIC				*	0.180 MM		?								
4X_DIELECTRIC				*	0.240 MM		?								
5X_DIELECTRIC				*	0.300 MM		?								
SPACING_RULE_SET				LAYER	LINE-TO-LINE SPACING		WEIGHT								
GND				*	=STANDARD		?								
PP1V5_MEM				*	=STANDARD		?								
SPACING_RULE_SET				LAYER	LINE-TO-LINE SPACING		WEIGHT								
GND_P2MM				*	0.2 MM		1000								
PWR_P2MM				*	0.2 MM		1000								
SPACING_RULE_SET				LAYER	LINE-TO-LINE SPACING		WEIGHT								
MCP_STATIC					=STANDARD		?								
NET_SPACING_TYPE1				NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET									
*				*	BGA_P1MM	BGA_P1MM									
MEM_CLK				*	BGA_P1MM	BGA_P2MM									
CLK_FSB				*	BGA_P1MM	BGA_P2MM									
CLK_LPC				*	BGA_P1MM	BGA_P2MM									
CLK_PCI				*	BGA_P1MM	BGA_P2MM									
CLK_PCIE				*	BGA_P1MM	BGA_P2MM									
CLK_SLOW				*	BGA_P1MM	BGA_P2MM									
FSB_DSTB				FSB_DSTB	BGA_P1MM	BGA_P3MM									
NET_PHYSICAL_TYPE				AREA_TYPE	PHYSICAL_RULE_SET										
MEM_50S				BGA_P1MM	STANDARD										
D															
C															
B															
A															
8															
7															
6															
5															
4															
3															
2															
1															

M96 RULE DEFINITIONS															
SYNC_MASTER=M97															
SYNC_DATE=02/04/2008															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
SIZE															
DRAWING NUMBER															
REV.															
D															
051-7631															
2.3.0															
SCALE															
SHT															
OF															
71															
71															
NONE															
APPLE INC.															
8															
7															
6															
5															
4															
3															
2															
1															