

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

2010-07-22

SCHEM, MLB DVT, K99

07/22/10

Page

(.csa)

Contents

Sync

1

1

Table of Contents

2

2

System Block Diagram

K16_MLB

3

3

Power Block Diagram

K16_MLB

4

4

K99 BOM Variants

K16_MLB

5

5

BOM Configuration

K24_MLB

6

6

Revision History

K24_MLB

7

7

FUNCTIONAL TEST

K16_MLB

8

8

Power Aliases

K16_MLB

9

9

SIGNAL ALIAS

K16_MLB

10

10

CPU FSB

K16_MLB

11

11

CPU Power & Ground

K16_MLB

12

12

CPU Decoupling & VID

K16_MLB

13

13

eXtended Debug Port (Micro-XDP)

K16_MLB

14

14

MCP CPU Interface

K16_MLB

15

15

MCP Memory Interface

K16_MLB

16

16

MCP PCIe Interfaces

K16_MLB

17

17

MCP Graphics

K16_MLB

18

18

MCP SATA, USB & Ethernet

K16_MLB

19

19

MCP HDA, LPC & MISC

K16_MLB

20

20

MCP Power & Ground

K16_MLB

21

21

MCP89 Memory Rail Gating

K16_MLB

22

22

MCP89 GFX Core Rail Gating

K16_MLB

23

23

MCP Standard Decoupling

K16_MLB

24

24

MCP Graphics Support

K16_MLB

25

25

SB Misc

K16_MLB

26

26

DDR3 DRAM Channel A (0-31)

K16_MLB

27

27

DDR3 DRAM Channel A (32-63)

K16_MLB

28

28

DDR3 DRAM Channel B (0-31)

K16_MLB

29

29

DDR3 DRAM Channel B (32-63)

K16_MLB

30

30

DDR BYPASSING 1

K16_MLB

31

31

DDR BYPASSING 2

K16_MLB

32

32

Memory Active Termination

K16_MLB

33

33

FSB/DDR3 Vref Margining

K16_MLB

34

34

X21 WIRELESS CONNECTOR

K16_MLB

35

35

SATA CONNECTOR

K16_MLB

36

36

External USB Connectors

K16_MLB

37

37

LIO CONNECTORS

N/A

38

38

SMC

K16_MLB

39

39

SMC Support

K16_MLB

40

40

LPC+SPI Debug Connector

K16_MLB

41

41

K16/K99 SMus Connections

K16_MLB

42

42

Voltage & Current Sensing

K16_MLB

43

43

Current Sensing

K16_MLB

44

44

Thermal Sensors

K16_MLB

45

45

Fan

K16_MLB

Page

(.csa)

Contents

Sync

46

46

WELLSPRING 1

K16_MLB

47

47

SPI ROM

K16_MLB

48

48

AUDIO: SPEAKER AMP

AUDIO

49

49

DC-In & Battery Connectors

K24_MLB

50

50

PBus Supply & Battery Charger

K16_MLB

51

51

5V / 3.3V Power Supply

K16_MLB

52

52

1.5V/1.35V LVDDR3 Supply

K16_MLB

53

53

IMVP6 CPU VCore Regulator

POWER

54

54

MCP VCore Regulator

K16_MLB

55

55

CPUVTT (1.05V) Power Supply

K16_MLB

56

56

Misc Power Supplies

K16_MLB

57

57

Power Sequencing

K16_MLB

58

58

Power FETs

K16_MLB

59

59

Internal DisplayPort Connector

K16_MLB

60

60

External DisplayPort Support

K16_MLB

61

61

DisplayPort Connector

K16_MLB

62

62

LCD Backlight Driver

K16_MLB

63

63

LCD Backlight Support

K16_MLB

64

64

Additional CPU/GPU Decoupling

K16_MLB

65

65

CPU/FSB Constraints

K16_MLB

66

66

Memory Constraints

K16_MLB

67

67

MCP Constraints 1

K16_MLB

68

68

MCP Constraints 2

K16_MLB

69

69

Ethernet Constraints

K16_MLB

70

70

SMC Constraints

K16_MLB

71

71

K16/K99 Specific Constraints

K16_MLB

72

72

K99 RULE DEFINITIONS

K16_MLB

73

73

Acoustic Cap BOM Config Tables

K16_MLB

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8379	1	SCHEM, MLB, K99	SCH	CRITICAL	
020-2796	1	PCBF, MLB, K99	PCB	CRITICAL	

DRAWING TITLE

SCHEM, MLB, K99

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8379

SIZE

D

REVISION

4.4.0


BRANCH

PAGE


1 OF 110

SHEET

1 OF 73



Need to update!!!



8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0651	PCBA, MLB, HY 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DX7, DDR3:HYNIX_2GB, CAPS:SS
639-1055	PCBA, MLB, HY 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD15, DDR3:HYNIX_2GB, CAPS:MU
639-1048	PCBA, MLB, HY 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0X, DDR3:HYNIX_2GB, CAPS:TY
639-1043	PCBA, MLB, HY 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0Q, DDR3:HYNIX_4GB, CAPS:SS
639-1044	PCBA, MLB, HY 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0R, DDR3:HYNIX_4GB, CAPS:MU
639-1039	PCBA, MLB, HY 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0L, DDR3:HYNIX_4GB, CAPS:TY
639-1045	PCBA, MLB, SA 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0T, DDR3:SAMSUNG_2GB, CAPS:SS
639-1054	PCBA, MLB, SA 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD14, DDR3:SAMSUNG_2GB, CAPS:MU
639-1049	PCBA, MLB, SA 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0V, DDR3:SAMSUNG_2GB, CAPS:TY
639-1052	PCBA, MLB, SA 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD12, DDR3:SAMSUNG_4GB, CAPS:SS
639-1046	PCBA, MLB, SA 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0W, DDR3:SAMSUNG_4GB, CAPS:MU
639-1040	PCBA, MLB, SA 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0M, DDR3:SAMSUNG_4GB, CAPS:TY
639-1042	PCBA, MLB, MI 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0P, DDR3:MICRON_2GB, CAPS:SS
639-1053	PCBA, MLB, MI 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD13, DDR3:MICRON_2GB, CAPS:MU
639-1047	PCBA, MLB, MI 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0W, DDR3:MICRON_2GB, CAPS:TY
639-1051	PCBA, MLB, MI 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD11, DDR3:MICRON_4GB, CAPS:SS
639-1041	PCBA, MLB, MI 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD0N, DDR3:MICRON_4GB, CAPS:MU
639-1050	PCBA, MLB, MI 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:DD10, DDR3:MICRON_4GB, CAPS:TY
639-1446	PCBA, MLB, 1.6GHZ, EL 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:D64Q, DDR3:ELPIDA_2GB, CAPS:SS
639-1438	PCBA, MLB, 1.6GHZ, EL 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:D64G, DDR3:ELPIDA_2GB, CAPS:MU
639-1444	PCBA, MLB, 1.6GHZ, EL 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:D64N, DDR3:ELPIDA_2GB, CAPS:TY
639-1449	PCBA, MLB, 1.6GHZ, EL 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:D64V, DDR3:ELPIDA_4GB, CAPS:SS
639-1448	PCBA, MLB, 1.6GHZ, EL 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:D64T, DDR3:ELPIDA_4GB, CAPS:MU
639-1445	PCBA, MLB, 1.6GHZ, EL 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.6GHZ, EEE:D64P, DDR3:ELPIDA_4GB, CAPS:TY
607-6999	CMN PTS, PCBA, MLB, K99	K99_COMMON
085-1121	K99 MLB DEVELOPMENT BOM	K99_DEVEL:ENG
639-1355	PCBA, MLB, 1.4GHZ, HY 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8I, DDR3:HYNIX_2GB, CAPS:SS
639-1341	PCBA, MLB, 1.4GHZ, HY 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8J, DDR3:HYNIX_2GB, CAPS:MU
639-1353	PCBA, MLB, 1.4GHZ, HY 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8J, DDR3:HYNIX_2GB, CAPS:TY
639-1350	PCBA, MLB, 1.4GHZ, HY 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8F, DDR3:HYNIX_4GB, CAPS:SS
639-1356	PCBA, MLB, 1.4GHZ, HY 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8M, DDR3:HYNIX_4GB, CAPS:MU
639-1340	PCBA, MLB, 1.4GHZ, HY 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8C, DDR3:HYNIX_4GB, CAPS:TY
639-1349	PCBA, MLB, 1.4GHZ, SA 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8D, DDR3:SAMSUNG_2GB, CAPS:SS
639-1351	PCBA, MLB, 1.4GHZ, SA 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8G, DDR3:SAMSUNG_2GB, CAPS:MU
639-1357	PCBA, MLB, 1.4GHZ, SA 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8N, DDR3:SAMSUNG_2GB, CAPS:TY
639-1344	PCBA, MLB, 1.4GHZ, SA 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF86, DDR3:SAMSUNG_4GB, CAPS:SS
639-1352	PCBA, MLB, 1.4GHZ, SA 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8H, DDR3:SAMSUNG_4GB, CAPS:MU
639-1354	PCBA, MLB, 1.4GHZ, SA 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF8K, DDR3:SAMSUNG_4GB, CAPS:TY
639-1342	PCBA, MLB, 1.4GHZ, MI 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF84, DDR3:MICRON_2GB, CAPS:SS
639-1346	PCBA, MLB, 1.4GHZ, MI 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF88, DDR3:MICRON_2GB, CAPS:MU
639-1343	PCBA, MLB, 1.4GHZ, MI 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF85, DDR3:MICRON_2GB, CAPS:TY
639-1347	PCBA, MLB, 1.4GHZ, MI 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF89, DDR3:MICRON_4GB, CAPS:SS
639-1345	PCBA, MLB, 1.4GHZ, MI 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF87, DDR3:MICRON_4GB, CAPS:MU
639-1340	PCBA, MLB, 1.4GHZ, MI 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:DF82, DDR3:MICRON_4GB, CAPS:TY
639-1442	PCBA, MLB, 1.4GHZ, EL 2GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:D64L, DDR3:ELPIDA_2GB, CAPS:SS
639-1443	PCBA, MLB, 1.4GHZ, EL 2GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:D64M, DDR3:ELPIDA_2GB, CAPS:MU
639-1447	PCBA, MLB, 1.4GHZ, EL 2GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:D64R, DDR3:ELPIDA_2GB, CAPS:TY
639-1441	PCBA, MLB, 1.4GHZ, EL 4GB, SS CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:D64K, DDR3:ELPIDA_4GB, CAPS:SS
639-1439	PCBA, MLB, 1.4GHZ, EL 4GB, MU CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:D64H, DDR3:ELPIDA_4GB, CAPS:MU
639-1440	PCBA, MLB, 1.4GHZ, EL 4GB, TY CAP, K99	K99_CMNPTS, CPU:1.4GHZ, EEE:D64J, DDR3:ELPIDA_4GB, CAPS:TY

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7557	1	LABEL, MLB, K16/K99	[EEE_DX7]	CRITICAL	EEE:DX7
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0L]	CRITICAL	EEE:DD0L
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0M]	CRITICAL	EEE:DD0M
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0N]	CRITICAL	EEE:DD0N
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0P]	CRITICAL	EEE:DD0P
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0Q]	CRITICAL	EEE:DD0Q
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0R]	CRITICAL	EEE:DD0R
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0T]	CRITICAL	EEE:DD0T
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0V]	CRITICAL	EEE:DD0V
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0W]	CRITICAL	EEE:DD0W
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0X]	CRITICAL	EEE:DD0X
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD0Y]	CRITICAL	EEE:DD0Y
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD10]	CRITICAL	EEE:DD10
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD11]	CRITICAL	EEE:DD11
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD12]	CRITICAL	EEE:DD12
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD13]	CRITICAL	EEE:DD13
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD14]	CRITICAL	EEE:DD14
825-7557	1	LABEL, MLB, K16/K99	[EEE_DD15]	CRITICAL	EEE:DD15
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF82]	CRITICAL	EEE:DF82
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF83]	CRITICAL	EEE:DF83
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF84]	CRITICAL	EEE:DF84
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF85]	CRITICAL	EEE:DF85
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF86]	CRITICAL	EEE:DF86
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF87]	CRITICAL	EEE:DF87
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF88]	CRITICAL	EEE:DF88
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF89]	CRITICAL	EEE:DF89
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8C]	CRITICAL	EEE:DF8C
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8D]	CRITICAL	EEE:DF8D
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8F]	CRITICAL	EEE:DF8F
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8G]	CRITICAL	EEE:DF8G
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8H]	CRITICAL	EEE:DF8H
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8J]	CRITICAL	EEE:DF8J
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8K]	CRITICAL	EEE:DF8K
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8L]	CRITICAL	EEE:DF8L
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8M]	CRITICAL	EEE:DF8M
825-7557	1	LABEL, MLB, K16/K99	[EEE_DF8N]	CRITICAL	EEE:DF8N
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64G]	CRITICAL	EEE:D64G
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64H]	CRITICAL	EEE:D64H
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64J]	CRITICAL	EEE:D64J
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64K]	CRITICAL	EEE:D64K
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64M]	CRITICAL	EEE:D64M
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64N]	CRITICAL	EEE:D64N
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64P]	CRITICAL	EEE:D64P
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64Q]	CRITICAL	EEE:D64Q
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64R]	CRITICAL	EEE:D64R
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64L]	CRITICAL	EEE:D64L
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64T]	CRITICAL	EEE:D64T
825-7557	1	LABEL, MLB, K16/K99	[EEE_D64V]	CRITICAL	EEE:D64V

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
2GB	0
4GB	1

DIE REV	CFG 3
A	0
B	1

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1121	1	K99 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-6999	1	CMN PTS, PCBA, MLB, K99	CMNPTS	CRITICAL	K99_CMNPTS

SYNC MASTER=K6 MLB

SYNC DATE=12/11/2009

051-8379

D

Apple Inc.

4.4.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

4 OF 110

4 OF 73

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

Programmable Parts						
33859563	1	IC, SMC, HSB/2117, 9X9MM, TLP, HF	U4900	CRITICAL	SMC:BLANK	
341T0261	1	IC ASSY, SMC EXTERNAL, K99	U4900	CRITICAL	SMC:PROG	
33550610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM:BLANK	
341T0262	1	IC ASSY, EFI UNLOCKED, K99	U6100	CRITICAL	BOOTROM:UNLOCKED	
341T0263	1	IC ASSY, EFI, LOCKED, K99	U6100	CRITICAL	BOOTROM:LOCKED	

Alternate Parts				
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13850661	13850638		ALL	TATYO YUGEN AS ALTERNATE
15250874	15250816		ALL	WAGLAYERS AS ALTERNATE
15250847	15250866		ALL	WAGLAYERS AS ALTERNATE
35352987	35352988	HYDOLDO/FIXED	ALL	TP717/723DA AS ALTERNATE FOR US208
10450623	10450618		ALL	CINTEC/DALE AS ALTERNATES
10750139	10750075		ALL	CINTEC AS ALTERNATE
13850671	13850673		ALL	TATYO AS ALTERNATE
15550578	15550367		ALL	TATYO AS ALTERNATE
37650926	37650610		ALL	FAIRCHILD AS ALTERNATE
15550457	15550329		ALL	WAGLAYERS AS ALTERNATE
37750107	37750066		ALL	ONOSMI AS ALTERNATE

BOM GROUP		BOM OPTIONS	
K99_COMMON	COMMON, ALTERNATE, PROJ:K99, K99_MISC, MCP89U: A03, K99_DEBUG: ENG, K99_PROGPARTS, SPI: 41MHZ, LVDDR3: YES, WLAN_PCTL: HW, IPD_5V: S5_INT, IPD_3V3: S5		
K99_MISC	DP_ESD, DP_PWR: SMC, VFRQ: SLPS3, HVDDIO: FIXED, MCPHVD: P2V5, MCPPLL_R: REG, S0PG00D_BJT, ISL6259_SCREENED: YES, DP12C: SMC		
K99_PROGPARTS	BOOTROM: UNLOCKED, SMC: PROG		
K99_DEVEL: ENG	BKLT: ENG, BMON: ENG, XDP_CONN, LPCPLUS, VREFMRGN: YES, EFT_DEBUG, S0PG00D_ISL, MCPPLL_LDO, S3_S0_LED		
K99_DEVEL: PVT	LPCPLUS		
K99_DEBUG: ENG	DEVEL_BOM, SMC_DEBUG: YES, XDP		
K99_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, BMON: PROD, SMC_DEBUG: YES, XDP, VREFMRGN: NO		
K99_DEBUG: PROD	BKLT: PROD, BMON: PROD, SMC_DEBUG: YES, XDP, VREFMRGN: NO		
DDR3: HYNIX_2GB	DRAM_CFG0: L, DRAM_CFG1: L, DRAM_CFG2: L, DRAM_CFG3: L, DRAM_TYPE: HYNIX_2GB		
DDR3: SAMSUNG_2GB	DRAM_CFG0: L, DRAM_CFG2: L, DRAM_CFG3: L, DRAM_TYPE: SAMSUNG_2GB		
DDR3: MICRON_2GB	DRAM_CFG0: H, DRAM_CFG1: L, DRAM_CFG2: L, DRAM_CFG3: L, DRAM_TYPE: MICRON_2GB		
DDR3: ELPIDA_2GB	DRAM_CFG0: H, DRAM_CFG2: L, DRAM_CFG3: L, DRAM_TYPE: ELPIDA_2GB		
DDR3: HYNIX_4GB	DRAM_CFG0: L, DRAM_CFG1: L, DRAM_CFG2: H, DRAM_CFG3: L, DRAM_TYPE: HYNIX_4GB		
DDR3: SAMSUNG_4GB	DRAM_CFG0: L, DRAM_CFG2: H, DRAM_CFG3: L, DRAM_TYPE: SAMSUNG_4GB		
DDR3: MICRON_4GB	DRAM_CFG0: H, DRAM_CFG1: L, DRAM_CFG2: H, DRAM_CFG3: L, DRAM_TYPE: MICRON_4GB		
DDR3: ELPIDA_4GB	DRAM_CFG0: H, DRAM_CFG2: H, DRAM_CFG3: L, DRAM_TYPE: ELPIDA_4GB		
CAPS: S5	SS_CAP_2_2UF, SS_CAP_18UF, SS_CAP_1UF, SS_CAP_22UF		
CAPS: MU	MU_CAP_2_2UF, MU_CAP_18UF, MU_CAP_1UF, MU_CAP_22UF		
CAPS: TY	TY_CAP_2_2UF, TY_CAP_18UF, TY_CAP_1UF, TY_CAP_22UF		


Module Parts							
PART NUMBER		QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
33753792		1	ESC, QWAF, QP, 1, 2, 10M, 800, 30, 30, 80A	U1000	CRITICAL	CPU:1. 2GHZ	
33753947		1	POC, SLGFK, PRQ, 1, 6, 10M, 80, 30, 30, 80A	U1000	CRITICAL	CPU:1. 6GHZ	
33753954		1	POC, SLGAK, PRQ, 1, 4, 10M, 80, 30, 30, 80A	U1000	CRITICAL	CPU:1. 4GHZ	
33753820		1	1C, MCP89U-A01, 24, 50MX24, 50M, 1244F C85A	U1400	CRITICAL	MCP89U:A01	
33753868		1	1C, MCP89U-A02, 24, 50MX24, 50M, 1244F C85A	U1400	CRITICAL	MCP89U:A02	
33753939		1	1C, MCP89U-A03, 24, 50MX24, 50M, 1244F C85A	U1400	CRITICAL	MCP89U:A03	
33390552		4	HYNEX, LVDO03, 10B1T, 7, 5X11.0	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB	
33390552		4	HYNEX, LVDO03, 10B1T, 7, 5X11.0	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB	
33390552		4	HYNEX, LVDO03, 10B1T, 7, 5X11.0	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:HYNIX_2GB	
33390552		4	HYNEX, LVDO03, 10B1T, 7, 5X11.0	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:HYNIX_2GB	
33390553		4	SAMSUNG, LVDO03, 10B1T, 7, 5X11.0	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB	
33390553		4	SAMSUNG, LVDO03, 10B1T, 7, 5X11.0	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB	
33390553		4	SAMSUNG, LVDO03, 10B1T, 7, 5X11.0	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:SAMSUNG_2GB	
33390553		4	SAMSUNG, LVDO03, 10B1T, 7, 5X11.0	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:SAMSUNG_2GB	
33390554		4	MICRON, LVDO03, 10B1T, 8X11.5	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:MICRON_2GB	
33390554		4	MICRON, LVDO03, 10B1T, 8X11.5	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:MICRON_2GB	
33390554		4	MICRON, LVDO03, 10B1T, 8X11.5	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:MICRON_2GB	
33390554		4	MICRON, LVDO03, 10B1T, 8X11.5	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:MICRON_2GB	
33390565		4	ELPIDA, LVDO03, 10B1T, 7, 5X10.0	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_2GB	
33390565		4	ELPIDA, LVDO03, 10B1T, 7, 5X10.0	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_2GB	
33390565		4	ELPIDA, LVDO03, 10B1T, 7, 5X10.0	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:ELPIDA_2GB	
33390565		4	ELPIDA, LVDO03, 10B1T, 7, 5X10.0	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:ELPIDA_2GB	
33390555		4	HYNIX, LVDO03, 20B1T, 8X11.1	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB	
33390555		4	HYNIX, LVDO03, 20B1T, 8X11.1	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB	
33390555		4	HYNIX, LVDO03, 20B1T, 8X11.1	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:HYNIX_4GB	
33390555		4	HYNIX, LVDO03, 20B1T, 8X11.1	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:HYNIX_4GB	
33390556		4	SAMSUNG, LVDO03, 20B1T, 7, 5X11.0	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB	
33390556		4	SAMSUNG, LVDO03, 20B1T, 7, 5X11.0	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB	
33390556		4	SAMSUNG, LVDO03, 20B1T, 7, 5X11.0	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:SAMSUNG_4GB	
33390556		4	SAMSUNG, LVDO03, 20B1T, 7, 5X11.0	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:SAMSUNG_4GB	
33390557		4	MICRON, LVDO03, 20B1T, 8X11.5	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:MICRON_4GB	
33390557		4	MICRON, LVDO03, 20B1T, 8X11.5	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:MICRON_4GB	
33390557		4	MICRON, LVDO03, 20B1T, 8X11.5	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:MICRON_4GB	
33390557		4	MICRON, LVDO03, 20B1T, 8X11.5	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:MICRON_4GB	
33390566		4	ELPIDA, LVDO03, 20B1T, 8X11.5	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB	
33390566		4	ELPIDA, LVDO03, 20B1T, 8X11.5	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB	
33390566		4	ELPIDA, LVDO03, 20B1T, 8X11.5	U3300, U3310, U3320, U3330	CRITICAL	DRAM_TYPE:ELPIDA_4GB	
33390566		4	ELPIDA, LVDO03, 20B1T, 8X11.5	U3400, U3410, U3420, U3430	CRITICAL	DRAM_TYPE:ELPIDA_4GB	
35352392		1	1C, ISL6259, BATCHCHARGER, 44AMP, QFN28	U7000	CRITICAL	ISL6259_SCREENED:NO	
35352929		1	1C, ISL6259, BATCHCHARGER, 36, 44AMP, QFN28	U7000	CRITICAL	ISL6259_SCREENED:YES	
607-6811		1	ASSEMBLY, SUBASSY, PCBA HALL EFFECT, K30	J6955	CRITICAL		


SYNC MASTER=K24 MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8379	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
			4.4.0
		BRANCH	
		PAGE	5 OF 110
		SHEET	
			5 OF 73


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																	
Functional Test Points																																																																																																																																																																																																																																																																																																																																								
D	Fan Connectors		LIO CONNECTOR		LCP + SPI CONN		DEBUG VOLTAGE																																																																																																																																																																																																																																																																																																																																	
	<table> <tr><td>7</td><td>TRUE</td><td>PP5V_S0</td><td>7 8 57</td></tr> <tr><td>8</td><td>TRUE</td><td>FAN_RT_PWM</td><td>45</td></tr> <tr><td>9</td><td>TRUE</td><td>FAN_RT_TACH</td><td>45</td></tr> </table> (NEED TO ADD 1 GND TP)	7	TRUE	PP5V_S0	7 8 57	8	TRUE	FAN_RT_PWM	45	9	TRUE	FAN_RT_TACH	45	<table> <tr><td>7</td><td>TRUE</td><td>=PP3V3_S0_AUDIO</td><td>8 37 (NEED 2 TP)</td></tr> <tr><td>8</td><td>TRUE</td><td>=PP3V42_G3H_ONEWIRE</td><td>9 37 38 39</td></tr> <tr><td>9</td><td>TRUE</td><td>SMC_BC_ACOK</td><td>37 38</td></tr> <tr><td>10</td><td>TRUE</td><td>SYS_ONEWIRE</td><td>36 37 57</td></tr> <tr><td>11</td><td>TRUE</td><td>=USB_PWR_EN</td><td>18 37</td></tr> <tr><td>12</td><td>TRUE</td><td>USB_EXTD_OC_L</td><td>18 37 68</td></tr> <tr><td>13</td><td>TRUE</td><td>USB_CAMERA_P</td><td>18 37 68</td></tr> <tr><td>14</td><td>TRUE</td><td>USB_CAMERA_N</td><td>18 37 68</td></tr> <tr><td>15</td><td>TRUE</td><td>USB_EXTD_P</td><td>18 37 68</td></tr> <tr><td>16</td><td>TRUE</td><td>USB_EXTD_N</td><td>18 37 68</td></tr> <tr><td>17</td><td>TRUE</td><td>=PP1V8R1V5_S0_AUDIO</td><td>8 37</td></tr> <tr><td>18</td><td>TRUE</td><td>=I2C_LIO_SDA</td><td>37 41</td></tr> <tr><td>19</td><td>TRUE</td><td>=I2C_LIO_SCL</td><td>37 41</td></tr> <tr><td>20</td><td>TRUE</td><td>AUD_GPIO_3</td><td>19 37</td></tr> <tr><td>21</td><td>TRUE</td><td>AUD_I2C_INT_L</td><td>37 41</td></tr> <tr><td>22</td><td>TRUE</td><td>=I2C_MIKEY_SDA</td><td>37 41</td></tr> <tr><td>23</td><td>TRUE</td><td>=I2C_MIKEY_SCL</td><td>37 41</td></tr> <tr><td>24</td><td>TRUE</td><td>AUD_IP_PERIPHERAL_DET</td><td>37 41</td></tr> <tr><td>25</td><td>TRUE</td><td>SPKRAMP_INR_P</td><td>37 48 71</td></tr> <tr><td>26</td><td>TRUE</td><td>SPKRAMP_INR_N</td><td>37 48 71</td></tr> <tr><td>27</td><td>TRUE</td><td>HDA_SDIN0</td><td>19 37 68</td></tr> <tr><td>28</td><td>TRUE</td><td>HDA_SDOUT</td><td>19 37 68</td></tr> <tr><td>29</td><td>TRUE</td><td>HDA_BIT_CLK</td><td>19 37 68</td></tr> <tr><td>30</td><td>TRUE</td><td>HDA_SYNC</td><td>19 37 68</td></tr> <tr><td>31</td><td>TRUE</td><td>HDA_RST_L</td><td>19 37 68</td></tr> <tr><td>32</td><td>TRUE</td><td>AUD_IPHS_SWITCH_EN</td><td>19 37</td></tr> </table> (NEED TO ADD 5 GND TP)	7	TRUE	=PP3V3_S0_AUDIO	8 37 (NEED 2 TP)	8	TRUE	=PP3V42_G3H_ONEWIRE	9 37 38 39	9	TRUE	SMC_BC_ACOK	37 38	10	TRUE	SYS_ONEWIRE	36 37 57	11	TRUE	=USB_PWR_EN	18 37	12	TRUE	USB_EXTD_OC_L	18 37 68	13	TRUE	USB_CAMERA_P	18 37 68	14	TRUE	USB_CAMERA_N	18 37 68	15	TRUE	USB_EXTD_P	18 37 68	16	TRUE	USB_EXTD_N	18 37 68	17	TRUE	=PP1V8R1V5_S0_AUDIO	8 37	18	TRUE	=I2C_LIO_SDA	37 41	19	TRUE	=I2C_LIO_SCL	37 41	20	TRUE	AUD_GPIO_3	19 37	21	TRUE	AUD_I2C_INT_L	37 41	22	TRUE	=I2C_MIKEY_SDA	37 41	23	TRUE	=I2C_MIKEY_SCL	37 41	24	TRUE	AUD_IP_PERIPHERAL_DET	37 41	25	TRUE	SPKRAMP_INR_P	37 48 71	26	TRUE	SPKRAMP_INR_N	37 48 71	27	TRUE	HDA_SDIN0	19 37 68	28	TRUE	HDA_SDOUT	19 37 68	29	TRUE	HDA_BIT_CLK	19 37 68	30	TRUE	HDA_SYNC	19 37 68	31	TRUE	HDA_RST_L	19 37 68	32	TRUE	AUD_IPHS_SWITCH_EN	19 37	<table> <tr><td>7</td><td>TRUE</td><td>=PP3V3_S5_LPCPLUS</td><td>8 40</td></tr> <tr><td>8</td><td>TRUE</td><td>=PP5V_S0_LPCPLUS</td><td>8 40</td></tr> <tr><td>9</td><td>TRUE</td><td>LPC_AD<3..0></td><td>19 38 40 68</td></tr> <tr><td>10</td><td>TRUE</td><td>SPI_ALT_MOSI</td><td>40 68</td></tr> <tr><td>11</td><td>TRUE</td><td>SPI_ALT_MISO</td><td>40 68</td></tr> <tr><td>12</td><td>TRUE</td><td>LPC_FRAME_L</td><td>19 38 40 68</td></tr> <tr><td>13</td><td>TRUE</td><td>PM_CLKRUN_L</td><td>19 38 40</td></tr> <tr><td>14</td><td>TRUE</td><td>SMC_TMS</td><td>38 39 40</td></tr> <tr><td>15</td><td>TRUE</td><td>LPCPLUS_RESET_L</td><td>75 40</td></tr> <tr><td>16</td><td>TRUE</td><td>SMC_TD0</td><td>38 39 40</td></tr> <tr><td>17</td><td>TRUE</td><td>SMC_TRST_L</td><td>38 40</td></tr> <tr><td>18</td><td>TRUE</td><td>SMC_MD1</td><td>38 40</td></tr> <tr><td>19</td><td>TRUE</td><td>SMC_TX_L</td><td>36 38 39 40</td></tr> <tr><td>20</td><td>TRUE</td><td>LPC_CLK33M_LPCPLUS</td><td>25 40 68</td></tr> <tr><td>21</td><td>TRUE</td><td>SPIROM_USE_MLB</td><td>19 40 47</td></tr> <tr><td>22</td><td>TRUE</td><td>SPI_ALT_CLK</td><td>40 68</td></tr> <tr><td>23</td><td>TRUE</td><td>SPI_ALT_CS_L</td><td>40 68</td></tr> <tr><td>24</td><td>TRUE</td><td>LPC_SERIRQ</td><td>19 38 40</td></tr> <tr><td>25</td><td>TRUE</td><td>LPC_PWRDWN_L</td><td>19 38 40</td></tr> <tr><td>26</td><td>TRUE</td><td>SMC_TDI</td><td>38 39 40</td></tr> <tr><td>27</td><td>TRUE</td><td>SMC_TCK</td><td>38 39 40</td></tr> <tr><td>28</td><td>TRUE</td><td>SMC_RESET_L</td><td>38 39 40 50</td></tr> <tr><td>29</td><td>TRUE</td><td>SMC_NMI</td><td>38 40</td></tr> <tr><td>30</td><td>TRUE</td><td>SMC_RX_L</td><td>36 38 39 40</td></tr> <tr><td>31</td><td>TRUE</td><td>LPCPLUS_GPIO</td><td>19 40</td></tr> </table> (NEED TO ADD 6 GND TP)	7	TRUE	=PP3V3_S5_LPCPLUS	8 40	8	TRUE	=PP5V_S0_LPCPLUS	8 40	9	TRUE	LPC_AD<3..0>	19 38 40 68	10	TRUE	SPI_ALT_MOSI	40 68	11	TRUE	SPI_ALT_MISO	40 68	12	TRUE	LPC_FRAME_L	19 38 40 68	13	TRUE	PM_CLKRUN_L	19 38 40	14	TRUE	SMC_TMS	38 39 40	15	TRUE	LPCPLUS_RESET_L	75 40	16	TRUE	SMC_TD0	38 39 40	17	TRUE	SMC_TRST_L	38 40	18	TRUE	SMC_MD1	38 40	19	TRUE	SMC_TX_L	36 38 39 40	20	TRUE	LPC_CLK33M_LPCPLUS	25 40 68	21	TRUE	SPIROM_USE_MLB	19 40 47	22	TRUE	SPI_ALT_CLK	40 68	23	TRUE	SPI_ALT_CS_L	40 68	24	TRUE	LPC_SERIRQ	19 38 40	25	TRUE	LPC_PWRDWN_L	19 38 40	26	TRUE	SMC_TDI	38 39 40	27	TRUE	SMC_TCK	38 39 40	28	TRUE	SMC_RESET_L	38 39 40 50	29	TRUE	SMC_NMI	38 40	30	TRUE	SMC_RX_L	36 38 39 40	31	TRUE	LPCPLUS_GPIO	19 40	<table> <tr><td>7</td><td>TRUE</td><td>PPVCORE_S0_CPU</td><td>8 42</td></tr> <tr><td>8</td><td>TRUE</td><td>PPVCORE_S0_MCP</td><td>8 42</td></tr> <tr><td>9</td><td>TRUE</td><td>PP1V05_S0</td><td>8 57</td></tr> <tr><td>10</td><td>TRUE</td><td>PP1V5_S0</td><td>8 57 71</td></tr> <tr><td>11</td><td>TRUE</td><td>PP3V3_S0</td><td>8 57 71</td></tr> <tr><td>12</td><td>TRUE</td><td>PP5V_S0</td><td>7 8 57</td></tr> <tr><td>13</td><td>TRUE</td><td>PP3V3_S3</td><td>8</td></tr> <tr><td>14</td><td>TRUE</td><td>PP5V_S3</td><td>8</td></tr> <tr><td>15</td><td>TRUE</td><td>PP0V9_S5</td><td>8</td></tr> <tr><td>16</td><td>TRUE</td><td>PP3V3_S5</td><td>8 57 71</td></tr> <tr><td>17</td><td>TRUE</td><td>PP3V42_G3H</td><td>8</td></tr> <tr><td>18</td><td>TRUE</td><td>PPBUS_G3H</td><td>8 42 49</td></tr> <tr><td>19</td><td>TRUE</td><td>PP3V3_WLAN_F</td><td>7 34 39</td></tr> <tr><td>20</td><td>TRUE</td><td>PP3V3_S0_HDD_R</td><td>7 35</td></tr> <tr><td>21</td><td>TRUE</td><td>PPDCIN_S5_S5</td><td>8</td></tr> <tr><td>22</td><td>TRUE</td><td>PPVOUT_SW_LCDBKLT</td><td>8</td></tr> <tr><td>23</td><td>TRUE</td><td>PP3V3_SW_LCD</td><td>7 42 50 62</td></tr> <tr><td>24</td><td>TRUE</td><td>PP1V5R1V35_S3</td><td>7 59</td></tr> <tr><td>25</td><td>TRUE</td><td>SMC_PM_G2_EN</td><td>38 57</td></tr> <tr><td>26</td><td>TRUE</td><td>PM_SLP_S4_L</td><td>19 38 57</td></tr> <tr><td>27</td><td>TRUE</td><td>PM_SLP_S3_L</td><td>19 38 39 57</td></tr> <tr><td>28</td><td>TRUE</td><td>PP0V9_ENET</td><td>8</td></tr> <tr><td>29</td><td>TRUE</td><td>PP1V05_S0_MCP_PLL_UF</td><td>8</td></tr> <tr><td>30</td><td>TRUE</td><td>PP3V3_ENET</td><td>8</td></tr> <tr><td>31</td><td>TRUE</td><td>PP3V3_SW_DPPWR</td><td>61</td></tr> <tr><td>32</td><td>TRUE</td><td>PP5V_S3_RTUSB_A_F</td><td>36</td></tr> <tr><td>33</td><td>TRUE</td><td>PPBUS_G3H_ISNS</td><td>8</td></tr> </table> (NEED TO ADD 27 GND TP)		7	TRUE	PPVCORE_S0_CPU	8 42	8	TRUE	PPVCORE_S0_MCP	8 42	9	TRUE	PP1V05_S0	8 57	10	TRUE	PP1V5_S0	8 57 71	11	TRUE	PP3V3_S0	8 57 71	12	TRUE	PP5V_S0	7 8 57	13	TRUE	PP3V3_S3	8	14	TRUE	PP5V_S3	8	15	TRUE	PP0V9_S5	8	16	TRUE	PP3V3_S5	8 57 71	17	TRUE	PP3V42_G3H	8	18	TRUE	PPBUS_G3H	8 42 49	19	TRUE	PP3V3_WLAN_F	7 34 39	20	TRUE	PP3V3_S0_HDD_R	7 35	21	TRUE	PPDCIN_S5_S5	8	22	TRUE	PPVOUT_SW_LCDBKLT	8	23	TRUE	PP3V3_SW_LCD	7 42 50 62	24	TRUE	PP1V5R1V35_S3	7 59	25	TRUE	SMC_PM_G2_EN	38 57	26	TRUE	PM_SLP_S4_L	19 38 57	27	TRUE	PM_SLP_S3_L	19 38 39 57	28	TRUE	PP0V9_ENET	8	29	TRUE	PP1V05_S0_MCP_PLL_UF	8	30	TRUE	PP3V3_ENET	8	31	TRUE	PP3V3_SW_DPPWR	61	32	TRUE	PP5V_S3_RTUSB_A_F	36	33	TRUE	PPBUS_G3H_ISNS
7	TRUE	PP5V_S0	7 8 57																																																																																																																																																																																																																																																																																																																																					
8	TRUE	FAN_RT_PWM	45																																																																																																																																																																																																																																																																																																																																					
9	TRUE	FAN_RT_TACH	45																																																																																																																																																																																																																																																																																																																																					
7	TRUE	=PP3V3_S0_AUDIO	8 37 (NEED 2 TP)																																																																																																																																																																																																																																																																																																																																					
8	TRUE	=PP3V42_G3H_ONEWIRE	9 37 38 39																																																																																																																																																																																																																																																																																																																																					
9	TRUE	SMC_BC_ACOK	37 38																																																																																																																																																																																																																																																																																																																																					
10	TRUE	SYS_ONEWIRE	36 37 57																																																																																																																																																																																																																																																																																																																																					
11	TRUE	=USB_PWR_EN	18 37																																																																																																																																																																																																																																																																																																																																					
12	TRUE	USB_EXTD_OC_L	18 37 68																																																																																																																																																																																																																																																																																																																																					
13	TRUE	USB_CAMERA_P	18 37 68																																																																																																																																																																																																																																																																																																																																					
14	TRUE	USB_CAMERA_N	18 37 68																																																																																																																																																																																																																																																																																																																																					
15	TRUE	USB_EXTD_P	18 37 68																																																																																																																																																																																																																																																																																																																																					
16	TRUE	USB_EXTD_N	18 37 68																																																																																																																																																																																																																																																																																																																																					
17	TRUE	=PP1V8R1V5_S0_AUDIO	8 37																																																																																																																																																																																																																																																																																																																																					
18	TRUE	=I2C_LIO_SDA	37 41																																																																																																																																																																																																																																																																																																																																					
19	TRUE	=I2C_LIO_SCL	37 41																																																																																																																																																																																																																																																																																																																																					
20	TRUE	AUD_GPIO_3	19 37																																																																																																																																																																																																																																																																																																																																					
21	TRUE	AUD_I2C_INT_L	37 41																																																																																																																																																																																																																																																																																																																																					
22	TRUE	=I2C_MIKEY_SDA	37 41																																																																																																																																																																																																																																																																																																																																					
23	TRUE	=I2C_MIKEY_SCL	37 41																																																																																																																																																																																																																																																																																																																																					
24	TRUE	AUD_IP_PERIPHERAL_DET	37 41																																																																																																																																																																																																																																																																																																																																					
25	TRUE	SPKRAMP_INR_P	37 48 71																																																																																																																																																																																																																																																																																																																																					
26	TRUE	SPKRAMP_INR_N	37 48 71																																																																																																																																																																																																																																																																																																																																					
27	TRUE	HDA_SDIN0	19 37 68																																																																																																																																																																																																																																																																																																																																					
28	TRUE	HDA_SDOUT	19 37 68																																																																																																																																																																																																																																																																																																																																					
29	TRUE	HDA_BIT_CLK	19 37 68																																																																																																																																																																																																																																																																																																																																					
30	TRUE	HDA_SYNC	19 37 68																																																																																																																																																																																																																																																																																																																																					
31	TRUE	HDA_RST_L	19 37 68																																																																																																																																																																																																																																																																																																																																					
32	TRUE	AUD_IPHS_SWITCH_EN	19 37																																																																																																																																																																																																																																																																																																																																					
7	TRUE	=PP3V3_S5_LPCPLUS	8 40																																																																																																																																																																																																																																																																																																																																					
8	TRUE	=PP5V_S0_LPCPLUS	8 40																																																																																																																																																																																																																																																																																																																																					
9	TRUE	LPC_AD<3..0>	19 38 40 68																																																																																																																																																																																																																																																																																																																																					
10	TRUE	SPI_ALT_MOSI	40 68																																																																																																																																																																																																																																																																																																																																					
11	TRUE	SPI_ALT_MISO	40 68																																																																																																																																																																																																																																																																																																																																					
12	TRUE	LPC_FRAME_L	19 38 40 68																																																																																																																																																																																																																																																																																																																																					
13	TRUE	PM_CLKRUN_L	19 38 40																																																																																																																																																																																																																																																																																																																																					
14	TRUE	SMC_TMS	38 39 40																																																																																																																																																																																																																																																																																																																																					
15	TRUE	LPCPLUS_RESET_L	75 40																																																																																																																																																																																																																																																																																																																																					
16	TRUE	SMC_TD0	38 39 40																																																																																																																																																																																																																																																																																																																																					
17	TRUE	SMC_TRST_L	38 40																																																																																																																																																																																																																																																																																																																																					
18	TRUE	SMC_MD1	38 40																																																																																																																																																																																																																																																																																																																																					
19	TRUE	SMC_TX_L	36 38 39 40																																																																																																																																																																																																																																																																																																																																					
20	TRUE	LPC_CLK33M_LPCPLUS	25 40 68																																																																																																																																																																																																																																																																																																																																					
21	TRUE	SPIROM_USE_MLB	19 40 47																																																																																																																																																																																																																																																																																																																																					
22	TRUE	SPI_ALT_CLK	40 68																																																																																																																																																																																																																																																																																																																																					
23	TRUE	SPI_ALT_CS_L	40 68																																																																																																																																																																																																																																																																																																																																					
24	TRUE	LPC_SERIRQ	19 38 40																																																																																																																																																																																																																																																																																																																																					
25	TRUE	LPC_PWRDWN_L	19 38 40																																																																																																																																																																																																																																																																																																																																					
26	TRUE	SMC_TDI	38 39 40																																																																																																																																																																																																																																																																																																																																					
27	TRUE	SMC_TCK	38 39 40																																																																																																																																																																																																																																																																																																																																					
28	TRUE	SMC_RESET_L	38 39 40 50																																																																																																																																																																																																																																																																																																																																					
29	TRUE	SMC_NMI	38 40																																																																																																																																																																																																																																																																																																																																					
30	TRUE	SMC_RX_L	36 38 39 40																																																																																																																																																																																																																																																																																																																																					
31	TRUE	LPCPLUS_GPIO	19 40																																																																																																																																																																																																																																																																																																																																					
7	TRUE	PPVCORE_S0_CPU	8 42																																																																																																																																																																																																																																																																																																																																					
8	TRUE	PPVCORE_S0_MCP	8 42																																																																																																																																																																																																																																																																																																																																					
9	TRUE	PP1V05_S0	8 57																																																																																																																																																																																																																																																																																																																																					
10	TRUE	PP1V5_S0	8 57 71																																																																																																																																																																																																																																																																																																																																					
11	TRUE	PP3V3_S0	8 57 71																																																																																																																																																																																																																																																																																																																																					
12	TRUE	PP5V_S0	7 8 57																																																																																																																																																																																																																																																																																																																																					
13	TRUE	PP3V3_S3	8																																																																																																																																																																																																																																																																																																																																					
14	TRUE	PP5V_S3	8																																																																																																																																																																																																																																																																																																																																					
15	TRUE	PP0V9_S5	8																																																																																																																																																																																																																																																																																																																																					
16	TRUE	PP3V3_S5	8 57 71																																																																																																																																																																																																																																																																																																																																					
17	TRUE	PP3V42_G3H	8																																																																																																																																																																																																																																																																																																																																					
18	TRUE	PPBUS_G3H	8 42 49																																																																																																																																																																																																																																																																																																																																					
19	TRUE	PP3V3_WLAN_F	7 34 39																																																																																																																																																																																																																																																																																																																																					
20	TRUE	PP3V3_S0_HDD_R	7 35																																																																																																																																																																																																																																																																																																																																					
21	TRUE	PPDCIN_S5_S5	8																																																																																																																																																																																																																																																																																																																																					
22	TRUE	PPVOUT_SW_LCDBKLT	8																																																																																																																																																																																																																																																																																																																																					
23	TRUE	PP3V3_SW_LCD	7 42 50 62																																																																																																																																																																																																																																																																																																																																					
24	TRUE	PP1V5R1V35_S3	7 59																																																																																																																																																																																																																																																																																																																																					
25	TRUE	SMC_PM_G2_EN	38 57																																																																																																																																																																																																																																																																																																																																					
26	TRUE	PM_SLP_S4_L	19 38 57																																																																																																																																																																																																																																																																																																																																					
27	TRUE	PM_SLP_S3_L	19 38 39 57																																																																																																																																																																																																																																																																																																																																					
28	TRUE	PP0V9_ENET	8																																																																																																																																																																																																																																																																																																																																					
29	TRUE	PP1V05_S0_MCP_PLL_UF	8																																																																																																																																																																																																																																																																																																																																					
30	TRUE	PP3V3_ENET	8																																																																																																																																																																																																																																																																																																																																					
31	TRUE	PP3V3_SW_DPPWR	61																																																																																																																																																																																																																																																																																																																																					
32	TRUE	PP5V_S3_RTUSB_A_F	36																																																																																																																																																																																																																																																																																																																																					
33	TRUE	PPBUS_G3H_ISNS	8																																																																																																																																																																																																																																																																																																																																					
SPEAKER_FUNC_TEST																																																																																																																																																																																																																																																																																																																																								
<table> <tr><td>7</td><td>TRUE</td><td>SPKRAMP_R_N_OUT</td><td>48 49</td></tr> <tr><td>8</td><td>TRUE</td><td>SPKRAMP_R_P_OUT</td><td>48 49</td></tr> </table>	7	TRUE	SPKRAMP_R_N_OUT	48 49	8	TRUE	SPKRAMP_R_P_OUT	48 49																																																																																																																																																																																																																																																																																																																																
7	TRUE	SPKRAMP_R_N_OUT	48 49																																																																																																																																																																																																																																																																																																																																					
8	TRUE	SPKRAMP_R_P_OUT	48 49																																																																																																																																																																																																																																																																																																																																					
INT_DP_FUNC_TEST																																																																																																																																																																																																																																																																																																																																								
<table> <tr><td>7</td><td>TRUE</td><td>PP3V3_SW_LCD</td><td>7 59 (NEED 2 TP)</td></tr> <tr><td>8</</td></tr></table>	7	TRUE	PP3V3_SW_LCD	7 59 (NEED 2 TP)	8</																																																																																																																																																																																																																																																																																																																																			
7	TRUE	PP3V3_SW_LCD	7 59 (NEED 2 TP)																																																																																																																																																																																																																																																																																																																																					
8</																																																																																																																																																																																																																																																																																																																																								

NO_TEST=TRUE	FSB A L<35...3>	10 14 65
NO_TEST=TRUE	FSB ADS L	10 14 65
NO_TEST=TRUE	FSB ADSTB L<1...0>	10 14 65
NO_TEST=TRUE	FSB D L<63...0>	10 14 65
NO_TEST=TRUE	FSB DINVL L<3...0>	10 14 65
NO_TEST=TRUE	FSB DSTB L N<3...0>	10 14 65
NO_TEST=TRUE	FSB DSTB L P<3...0>	10 14 65
NO_TEST=TRUE	FSB HIT L	10 14 65
NO_TEST=TRUE	FSB HITM L	10 14 65
NO_TEST=TRUE	FSB LOCK L	10 14 65
NO_TEST=TRUE	FSB REQ L<4...0>	10 14 65












4x 270uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402



CPU VCORE VID CONNECTIONS



VCCP (CPU I/O) DECOUPLING



D


D


C



B


A






Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
MCP Memory Interface			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		15 OF 110	
SHEET		15 OF 73	







NOTE: 100K pull-downs required if HPLUG_DET0/HPLUG_DET1 are not used.

DDC Mode Pull-downs

NOTE: DP_AUX_CH1 also requires pull-downs if used for dual-mode DisplayPort (DP++). If unused no pulls are necessary, if used for TMDS/HDMI only then only pull-ups are necessary.



GPIO Pull-Ups



RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required (or use as GPIOs).
Connect +3.3V_RGBDAC pin to GND.
NOTE: No Composite/S-Video/Component Video support on MCP89

Interface Mode		
MCP Signal	TMDS/HDMI	LVDS
=MCP_IFPA_TXC_P/N	TMDS_IG_TXC_P/N	LVDS_IG_A_CLK_P/N
=MCP_IFPA_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	LVDS_IG_A_DATA_P/N<0>
=MCP_IFPA_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	LVDS_IG_A_DATA_P/N<1>
=MCP_IFPA_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	LVDS_IG_A_DATA_P/N<2>
=MCP_IFPA_TXD_P/N<3>	(UNUSED)	LVDS_IG_A_DATA_P/N<3>
=MCP_IFPB_TXC_P/N	(UNUSED)	LVDS_IG_B_CLK_P/N
=MCP_IFPB_TXD_P/N<0>	TMDS_IG_TXD_P/N<3>	LVDS_IG_B_DATA_P/N<0>
=MCP_IFPB_TXD_P/N<1>	TMDS_IG_TXD_P/N<4>	LVDS_IG_B_DATA_P/N<1>
=MCP_IFPB_TXD_P/N<2>	TMDS_IG_TXD_P/N<5>	LVDS_IG_B_DATA_P/N<2>
=MCP_IFPB_TXD_P/N<3>	(UNUSED)	LVDS_IG_B_DATA_P/N<3>
=MCP_IFPAB_DDC_CLK	TMDS_IG_DDC_CLK	LVDS_IG_DDC_CLK
=MCP_IFPAB_DDC_DATA	TMDS_IG_DDC_DATA	LVDS_IG_DDC_DATA

LVDS: Power +VDD_IFPx at 1.8V
TMDS: Power +VDD_IFPx at 3.3V

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

PAGE TITLE

MCP Graphics

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8379

REVISION

4.4.0

BRANCH

PAGE


17 OF 110

SHEET

17 OF 73


SIZE

D




Internal MAC Disable:
Connect RGMII_RXD<0:3> together to 10K pull-down.
Connect RGMII_RXCLK to 10K pull-down.
Connect RGMII_RXCTL to 10K pull-down.
Connect RGMII_INTR to 10K pull-down (if not used as GPIO).
+3.3V_PLL_MAC_DUAL must remain connected to 3.3V RMGT rail.
RGMII_COMP_VDD/_GND must remain connected as shown.
Connect RGMII_VREF to 10K pull-down.
Connect RGMII_MDIO to 10K pull-down.
All other pins can be left TP or NC.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE MCP SATA, USB & Ethernet			
 Apple Inc.		DRAWING NUMBER 051-8379	SIZE D
		REVISION 4.4.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 18 OF 110	
		SHEET 18 OF 73	




HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select

Frequency	SPI_D0	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command. Straps not provided on this page.

NOTE: MCP SLP_S5# pin has the behavior of Intel's SLP_S4# signal.

MCP_SPKR:
0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)
Connects to SMC for automatic recovery.

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

MCP HDA, LPC & MISC

Apple Inc.

051-8379

4.4.0

19 OF 110

19 OF 73

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED





DIMM CKE Clamps

CKE must be held low to keep memory in self-refresh. Clamps enable before MCP89 MEMVDD rail switched off. Clamps release after MCP89 MEMVDD is up and CKEs are driven by MCP89. Clamps also discharge VTT rail via termination resistor on each CKE signal on DIMM. Q2355/Q2356 chosen for low output capacitance.

NO STUBS on CKE signals!

Header and footer information including SYNC MASTER=K16 MLB, SYNC DATE=07/07/2016, MCP89 Memory Rail Gating, Apple Inc., and revision details.






Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2988	1	IC, MIC5366, LDO REG, 2.5V, 150mA, SC70	U2590	CRITICAL	HVDDLDO:FIXED
353S2979	1	IC, LDO, TPS717, ADJ, 150mA, 3%, SC70, HF	U2590	CRITICAL	HVDDLDO:ADJ


$$V_{out} = 0.8V * (R_a + R_b) / R_b, R_b \sim 320k\Omega$$

PAGE TITLE		PAGE NUMBER	
MCP Standard Decoupling		051-8379	
Apple Inc.		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:		25 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		23 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


SYNC_MASTER=K16_MLB		SYNC_DATE=07/07/2016	
PAGE TITLE			
MCP Graphics Support			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 110
		SHEET	24 OF 73



RTC Crystal




MCP 25MHz Crystal






Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)




MCP S0 PWRGD & CPU_VLD




System Reset Circuit



SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
PAGE TITLE		SB Misc	
		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	25 OF 73




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DDR3 DRAM Channel A		A (32-63)	
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	32 OF 110
		SHEET	27 OF 73




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DDR3 DRAM Channel B		B (0-31)	
	Apple Inc.	DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	33 OF 110
		SHEET	28 OF 73



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DDR3 DRAM Channel B		B (32-63)	
	Apple Inc.	DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	34 OF 110
		SHEET	29 OF 73










Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



SYNCH MASTER=K16 MLB		SYNCH DATE=07/67/2016	
PAGE TITLE			
Memory Active Termination			
 Apple Inc.		BRANDING NUMBER	SIZE
		051-8379	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
			4.4.0
		BRANCH	
		PAGE	37 OF 110
		SHEET	32 OF 73



Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN:YES - Stuffs VREF Margining Circuitry.
VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM VREF DQ	MEM VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	C	D	D
PCA9557D Pin:	1	3	5	7
Nominal value		0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)	1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
VRef current:		+3.4mA - -3.4mA (- = sourced)	+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:		7.69mV / step @ output	8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE		FSB/DDR3 Vref Margining	
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (EDP)

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

X21 WIRELESS CONNECTOR

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8379

REVISION

4.4.0


BRANCH

PAGE

40 OF 110

SHEET

34 OF 73



SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

PAGE TITLE

SATA CONNECTOR

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8379

REVISION

4.4.0

BRANCH

PAGE

45 OF 110

SHEET

35 OF 73

SIZE

D

D

C

B

A


D

C


B

A


Port Power Switch




USB/SMC Debug Mux




Right USB Port



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	051-8379
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		BRANCH	
		PAGE	46 OF 110
		SHEET	36 OF 73



A



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER 051-8379	
		D	
		REVISION 4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		49 OF 110	
SHEET		38 OF 73	

D





B




SE
SE


D









CPU Voltage Sense / Filter




MCP Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DDR3 1V5R1V35 Current Sense / Filter




AirPort Current Sense / Filter




HDD Current Sense / Filter



LCD Backlight Driver Input Current Sense / Filter



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE		Voltage & Current Sensing	
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



VERIFY ALL RESISTOR AND GAINS

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE		Current Sensing	
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 110
		SHEET	43 OF 73

D

C

B

A


D

C


B

A

CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor





SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FAN CONNECTOR



SYNC_MASTER=K16_MLB		SYNC_DATE=07/07/2016	
PAGE TITLE		Fan	
		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 110
		SHEET	45 OF 73





MCP89 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1
NOTE: 42 & 62 MHz use FAST_READ command.		

D

D

C


C



B

A

A



SYNC MASTER=K84 MLB		SYNC DATE=11/09/2009	
PAGE TITLE		DC-In & Battery Connectors	
 Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		BRANCH	
		PAGE	69 OF 110
		SHEET	49 OF 73

D

C

B


A

D


C

B

A



SYNC MASTER=K16_MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		BRANCH	
		PAGE	72 OF 110
		SHEET	51 OF 73



Use LVDDR3:YES for fixed 1.35V operation or LVDDR3:NO for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES, 15K, 1%, 1/16W, MF-LF, 0402	R7321		LVDDR3:NO

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

1.5V/1.35V LVDDR3 Supply

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8379


REVISION
4.4.0

BRANCH

PAGE
73 OF 110

SHEET
52 OF 73

IMVP6 CPU VCORE REGULATOR



	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_LL	1.5 MM	0.20 MM
IMVP6_VBST	0.25 MM	0.20 MM
IMVP6_DRVH	1.5 MM	0.20 MM
IMVP6_DRVL	1.5 MM	0.20 MM
IMVP6_VBST_RC	1.5 MM	0.20 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_DR00P	0.25 MM	0.20 MM

IMVP6_THERM	0.25 MM	0.20 MM
IMVP6_ISLEW	0.25 MM	0.20 MM
PP1V7_S0_IMVP6_VREF	0.25 MM	0.20 MM
PP5V_S0_IMVP6_V5FILT	0.25 MM	0.20 MM

SYNC_MASTER=POWER		SYNC_DATE=07/13/2005	
PAGE TITLE		IMVP6 CPU vCore Regulator	
DRAWING NUMBER		051-8379	SIZE D
REVISION		4.4.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 74 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 53 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D

C

B

A




$$V_{mon} = 31 * I_o * R_{7525} * (1 + R_{7575}/R_{7573})$$

$$OCP = R_{7569} \times 10\mu A / (R_{7525} \times (1 + R_{7575} / R_{7573}))$$

K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K6_MLB		SYNC DATE=12/11/2009	
PAGE TITLE		MCP VCore Regulator	
Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.4.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Place XW7610, XW7611
at desired location for
remote sensing.

Vout = 1.05V
11.5A Max Output
f = 300 kHz


$$OCP = R7641 \times 8.5\mu A / R7640$$
$$Vout = 0.5V * (1 + Ra / Rb)$$

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
CPUVTT (1.05V) Power Supply			
 Apple Inc.	DRAWING NUMBER		051-8379
	REVISION		4.4.0
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	76 OF 110
		SHEET	55 OF 73

1.5V S0 Regulator




5.0V S5 IPD LDO



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3034	1	IC, LDO, MIC5235, 5V, 1%, 150mA, SOT23-5	U7760		IPD_5V:S5_EXT


1.05V S0 MCP PLL LDO



BOMOPTIONS:

MCPPLL_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LDO - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LDO AND MCPPLL_LDO MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LDO CAN BE ACTIVE, MCPPLL_R:LDO MUST BE INACTIVE.

MCP 0.9V S5 (AUXC) Switcher



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




C





A



VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).








LCD Connector
Internal DP Connector: 518S0787


CRITICAL
J9000
CABLINE-CA
F-RT-SM

LED Backlight I/F
↑
↓
DisplayPort I/F


SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
		REVISION	4.4.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	90 OF 110
		SHEET	59 OF 73



Port Power Switch



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		BRANCH	
		PAGE	94 OF 110
		SHEET	61 OF 73




FOR LP8543:
STUFF R9741
NO STUFF R9740, C9740, C9741, R9754


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG
353S2896	1	IC, LP8545, LED BKLT CTRLR, PRODUCTIO, LLP24	U9701	CRITICAL	PROJ:K16
353S2967	1	IC, LP8545, LED BKLT CTRLR, LLP24, K99 VER	U9701	CRITICAL	PROJ:K99

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K16 MLB		SYNC DATE=03/31/2016	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	97 OF 110
		SHEET	62 OF 73



ADDITIONAL CPU VCORE HF DECOUPLING
40x 1uF 0402



D

CB

A

D

C

B

D

C

B

D

C

B

D

A

D

C

B

D

C

B

D

C

A

DB

D

A

DB

C

D

CA

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NV DG says 3x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?


SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>	9 15 26 27 32
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>	9 15 26 27 32
MEM_A_CKE	MEM_50S	MEM_CTRL	MEM A CKE<3..0>	15 21 26 27 32
MEM_A_CNTL	MEM_50S	MEM_CTRL	MEM A CS L<3..0>	15 26 27 32
MEM_A_CNTL	MEM_50S	MEM_CTRL	MEM A ODT<3..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A A<15..0>	9 15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A BA<2..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A RAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A CAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A WE L	15 26 27 32
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	15 27
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DM<0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DM<1>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DM<2>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DM<3>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DM<4>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DM<5>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DM<6>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DM<7>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 26
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 26
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>	9 15 28 29 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>	9 15 28 29 32
MEM_B_CKE	MEM_50S	MEM_CTRL	MEM B CKE<3..0>	15 21 28 29 32
MEM_B_CNTL	MEM_50S	MEM_CTRL	MEM B CS L<3..0>	15 28 29 32
MEM_B_CNTL	MEM_50S	MEM_CTRL	MEM B ODT<3..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B A<15..0>	9 15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B BA<2..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B RAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B CAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B WE L	15 28 29 32
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MEM B DQS P<0>	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MEM B DQS N<0>	15

MEM_A/B_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	101 OF 110
		SHEET	66 OF 73



LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	LPC_AD	LPC_55S	LPC	LPC AD<3..0>	7 19 38 46
	LPC_FRAME_L	LPC_55S	LPC	LPC FRAME_L	7 19 38 46
	LPC_RESET_L	LPC_55S	LPC	LPC RESET_L	19 25
	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC_R	19 25
		CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	25 38
		CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	7 25 46
	USB_EXT_A	USB_90D	USB	USB_EXT_A_P	18 36
		USB_90D	USB	USB_EXT_A_N	18 36
		USB_90D	USB	USB_EXT_A_MUXED_P	36 71
		USB_90D	USB	USB_EXT_A_MUXED_N	36 71
	USB_MINI	USB_90D	USB	USB_MINI_P	0 18
		USB_90D	USB	USB_MINI_N	0 18
	USB_EXTD	USB_90D	USB	USB_EXTD_P	7 18 37
		USB_90D	USB	USB_EXTD_N	7 18 37
	USB_CAMERA	USB_90D	USB	USB_CAMERA_P	7 18 37
		USB_90D	USB	USB_CAMERA_N	7 18 37
	USB_BT	USB_90D	USB	USB_BT_P	7 18 34
		USB_90D	USB	USB_BT_N	7 18 34
	USB_TPAD	USB_90D	USB	USB_TPAD_P	18 46 71
		USB_90D	USB	USB_TPAD_N	18 46 71
	USB_IR	USB_90D	USB	USB_IR_P	
		USB_90D	USB	USB_IR_N	
	USB_EXTB	USB_90D	USB	USB_EXTB_P	
		USB_90D	USB	USB_EXTB_N	
	USB_T57	USB_90D	USB	USB_T57_P	
		USB_90D	USB	USB_T57_N	
	USB_EXTC	USB_90D	USB	USB_EXTC_P	0 18
		USB_90D	USB	USB_EXTC_N	0 18
	USB_SDCARD	USB_90D	USB	USB_SDCARD_P	0 18
		USB_90D	USB	USB_SDCARD_N	0 18
	USB_WM	USB_90D	USB	USB_WM_P	
		USB_90D	USB	USB_WM_N	
	MCP_USB_RBBIAS	MCP_USB_RBBIAS		MCP_USB_RBBIAS_GND	18
	SMBUS_MCP_0_CLK	SMR_55S	SMR	SMBUS_MCP_0_CLK	19 41
	SMBUS_MCP_0_DATA	SMR_55S	SMR	SMBUS_MCP_0_DATA	19 41
	(SMBUS_SMC_MGMT_SCL)	SMR_55S	SMR	SMBUS_MCP_1_CLK	19 41
	(SMBUS_SMC_MGMT_SDA)	SMR_55S	SMR	SMBUS_MCP_1_DATA	19 41
	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	7 19 37
		HDA_55S	HDA	HDA_BIT_CLK_R	19
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC	7 19 37
		HDA_55S	HDA	HDA_SYNC_R	19
	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	19
		HDA_55S	HDA	HDA_RST_L	7 19 37
	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	7 19 37
		HDA_55S	HDA	HDA_SDIN_CODECC	
	HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	7 19 37
		HDA_55S	HDA	HDA_SDOUT_R	19
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	19
	MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	19 25
		CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	25 38
	SPI_CLK	SPT_55S	SPT	SPI_CLK_R	19 46
		SPT_55S	SPT	SPI_CLK	46
	SPI_MOSI	SPT_55S	SPT	SPI_MOSI_R	19 46
		SPT_55S	SPT	SPI_MOSI	46
	SPT_MISO	SPT_55S	SPT	SPT_MISO	19 46
	SPT_CS0	SPT_55S	SPT	SPT_CS0_R_L	19 46
		SPT_55S	SPT	SPT_CS0_L	46
		SPT_55S	SPT	SPI_MLB_CLK	46 47
		SPT_55S	SPT	SPI_MLB_MOSI	46 47
		SPT_55S	SPT	SPI_MLB_MISO	46 47
		SPT_55S	SPT	SPI_MLB_CS_L	46 47
		SPT_55S	SPT	SPI_ALT_CLK	7 46
		SPT_55S	SPT	SPI_ALT_MOSI	7 46
		SPT_55S	SPT	SPI_ALT_MISO	7 46
		SPT_55S	SPT	SPI_ALT_CS_L	7 46

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
MCP Constraints 2			
	Apple Inc.		DRAWING NUMBER
			051-8379
			SIZE
			D
		REVISION	
		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			103 OF 110
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			68 OF 73



K99 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL3, ISL10	Y	0.250 MM	0.250 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.250 MM	0.250 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE ISL3, ISL4, ISL9, ISL10		Y	0.140 MM	0.140 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE ISL3, ISL4, ISL9, ISL10		Y	0.090 MM	0.090 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE ISL3, ISL4, ISL9, ISL10		Y	0.076 MM	0.076 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP,BOTTOM	Y	0.175 MM	0.175 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	TOP,BOTTOM	Y	0.140 MM	0.140 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.125 MM	0.125 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
75_OHM_DIFF	TOP, BOTTOM	Y	0.160 MM	0.160 MM		0.160 MM	0.160 MM
75_OHM_DIFF	ISL3, ISL10	Y	0.120 MM	0.120 MM		0.140 MM	0.140 MM
75_OHM_DIFF	ISL4, ISL9	Y	0.140 MM	0.140 MM		0.140 MM	0.140 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
95_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
95_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL3, ISL10	Y	0.075 MM	0.075 MM		0.300 MM	0.300 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
1.5X_DIELECTRIC	*	0.105 MM	?
5X_DIELECTRIC	*	0.350 MM	?

SYNC MASTER-K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
K99 RULE DEFINITIONS			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	109 OF 110
		SHEET	72 OF 73

D

D

C

C

B

B

A

A

A