

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

OROYA

03/20/2007 - DVT

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	(T9_MLB)	08/23/2006
3	Power Block Diagram	(T9_MLB)	08/23/2006
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	N/A	N/A
6	Revision History	N/A	
7	Functional / ICT Test	(MASTER)	(MASTER)
8	Power Aliases	(MASTER)	
9	Signal Aliases	(T9_MLB)	08/23/2006
10	CPU FSB	T9_NAME	03/16/2007
11	CPU Power & Ground	T9_NAME	03/19/2007
12	CPU Decoupling & VID	M76_MLB	12/12/2006
13	eXtended Debug Port (XDP)	T9_NAME	03/16/2007
14	NB CPU Interface	T9_NAME	03/16/2007
15	NB PEG / Video Interfaces	T9_NAME	03/16/2007
16	NB Misc Interfaces	T9_NAME	03/16/2007
17	NB DDR2 Interfaces	T9_NAME	03/16/2007
18	NB Power 1	T9_NAME	03/16/2007
19	NB Power 2	T9_NAME	03/16/2007
20	NB Grounds	T9_NAME	01/17/2007
21	NB Standard Decoupling	T9_NAME	03/12/2007
22	NB Graphics Decoupling	M76_MLB	03/16/2007
23	SB Enet, Disk, FSB, LPC	T9_NAME	03/16/2007
24	SB PCI, PCIE, DMI, USB	T9_NAME	03/16/2007
25	SB Pwr Mgt, GPIO, Clink	T9_NAME	03/16/2007
26	SB Power & Ground	T9_NAME	01/17/2007
27	SB Decoupling	T9_NAME	08/24/2006
28	SB Misc	(T9_MLB)	
29	Clock (CK505)	T9_NAME	03/16/2007
30	Clock Termination	(MASTER)	08/23/2006
31	DDR2 SO-DIMM Connector A	(M59_SYNC)	08/24/2006
32	DDR2 SO-DIMM Connector B	(M59_SYNC)	11/14/2006
33	Memory Active Termination	(T9_NAME)	08/24/2006
34	Left I/O Board Connector	(M59_SYNC)	03/16/2007
35	Ethernet (Yukon)	T9_NAME	03/16/2007
36	Yukon Power Control	T9_NAME	03/19/2007
37	Ethernet Connector	M76_MLB	03/19/2007
38	FireWire Link (TSB83AA22)	M76_MLB	03/19/2007
39	FireWire PHY (TSB83AA22)	M76_MLB	03/19/2007
40	FireWire Port Power	M76_MLB	03/19/2007
41	FireWire Ports	M76_MLB	
42	PATA Connector	(MASTER)	03/19/2007
43	External USB Connector	M76_MLB	03/19/2007
44	Left Clutch Barrel Interconnect	M76_MLB	

Page	(.csa)	Contents	Sync	Date
45	49	SMC	T9_NAME	01/17/2007
46	50	SMC Support	(MASTER)	(MASTER)
47	51	LPC+ Debug Connector	M76_MLB	03/19/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	(MASTER)	(MASTER)
50	54	Current Sensing	(MASTER)	(MASTER)
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	03/19/2007
53	58	ALS Support	M76_MLB	03/19/2007
54	59	Sudden Motion Sensor (SMS)	M76_MLB	03/19/2007
55	61	SPI BootROM	T9_NAME	03/16/2007
56	69	PBUs-In & Battery Connectors	(M59_SYNC)	09/09/2006
57	70	Power FETs	M76_MLB	03/19/2007
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/2007
59	72	IMVP6 NB Gfx Core Regulator	M76_MLB	03/19/2007
60	73	5V / 3.3V Power Supply	M76_MLB	03/19/2007
61	74	1.25V / 1.05V Power Supply	M76_MLB	03/12/2007
62	75	1.8V DDR2 Supply	M76_MLB	03/19/2007
63	76	1.5V Power Supply	M76_MLB	03/12/2007
64	77	FW PHY Power Supplies	M76_MLB	03/19/2007
65	78	3.425V G3Hot Supply & Power Control	(MASTER)	(MASTER)
66	80	NV G84M PCI-E	(MASTER)	(MASTER)
67	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
68	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
69	84	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
70	85	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
71	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
72	87	GPU Straps	(MASTER)	(MASTER)
73	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
74	89	GPU (G84M) Core Supply	(MASTER)	(MASTER)
75	90	LVDS Display Connector	(MASTER)	(MASTER)
76	94	DVI Display Connector	(MASTER)	(MASTER)
77	95	LVDS Interface Mux	(MASTER)	(MASTER)
78	96	M75 Specific Connectors	(M59_SYNC)	08/24/2006
79	100	CPU/FSB Constraints	T9_NAME	01/17/2007
80	101	NB Constraints	T9_NAME	01/17/2007
81	102	Memory Constraints	T9_NAME	01/17/2007
82	103	SB Constraints (1 of 2)	T9_NAME	01/17/2007
83	104	SB Constraints (2 of 2)	T9_NAME	01/17/2007
84	105	Clock & SMC Constraints	T9_NAME	01/17/2007
85	106	FireWire Constraints	T9_NAME	01/17/2007
86	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
87	108	M75 Specific Constraints	(MASTER)	(MASTER)
88	109	M75 Rule Definitions	(MASTER)	(MASTER)


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7225	1	SCHEM, MLB, M75	SCH	CRITICAL	
820-2101	1	PCBF, MLB, M75	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue Mar 20 20:28:27 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.	
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER		DESIGN CK		TITLE SCHEM, OROYA, M75	
	ENG APPD		MFG APPD			
QA APPD		DESIGNER				
RELEASE		SCALE NONE				
 THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7225		
				REV. 14.0.0 SHT 1 OF 88		



Power Block Diagram

SYNC_MASTER=(T9_MLB)SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
	SCALE NONE	SHT 3	OF 88



Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
	SCALE NONE	SHT 4	OF 88

8		7		6		5		4		3		2		1	
BOM Variants															
BOM NUMBER		BOM NAME				BOM OPTIONS									
630-7931		PCBA, OROYA1, M75				M75_COMMON, EEE_X5D, CPU_2_2GHZ, FB_128_SAMSUNG									
630-7932		PCBA, OROYA2, M75				M75_COMMON, EEE_X5E, CPU_2_4GHZ, FB_256_SAMSUNG									
630-8659		PCBA, OROYA1, VRAM-HY, M75				M75_COMMON, EEE_XXS, CPU_2_2GHZ, FB_128_HYNIX									
630-8662		PCBA, OROYA2, VRAM-HY, M75				M75_COMMON, EEE_XXT, CPU_2_4GHZ, FB_256_HYNIX									
M75 BOM Groups															
BOM GROUP		BOM OPTIONS													
M75_COMMON		ALTERNATE, COMMON, M75_COMMON1, M75_COMMON2, M75_DEBUG, M75_PROGPARTS													
M75_COMMON1		EXTGPU_RST_HW, GPU_TMP401, ISL9504B, LVDS_SEL_RESUME, ONEWIRE_PU													
M75_COMMON2		P1V8S3_1V825, SLG2AP101, SMS_M0T_DIS, YUKON_ULTRA, VGA_TERM_CONN													
M75_DEBUG		SMC_DEBUG_YES, XDP, XDP_CONN, LPCPLUS													
M75_PROGPARTS		BOOTROM_PROG, SMC_PROG													
BOM GROUP		BOM OPTIONS													
FB_128_SAMSUNG		VRAM_128, VRAM_SAMSUNG, VRAM_128_SAMSUNG													
FB_128_HYNIX		VRAM_128, VRAM_HYNIX, VRAM_128_HYNIX													
FB_256_SAMSUNG		VRAM_256, VRAM_SAMSUNG, VRAM_256_SAMSUNG													
FB_256_HYNIX		VRAM_256, VRAM_HYNIX, VRAM_256_HYNIX													
Bar Code Labels / EEE #'s															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5D]		CRITICAL		EEE_X5D				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5E]		CRITICAL		EEE_X5E				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXS]		CRITICAL		EEE_XXS				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXT]		CRITICAL		EEE_XXT				
Module Parts															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
337S3457		1	IC, MDC, SR, E1, QS, 2.2G, 35W, 808FSB, 4M, BGA				U1000		CRITICAL		CPU_2_2GHZ				
337S3458		1	IC, MDC, SR, E1, QS, 2.4G, 35W, 808FSB, 4M, BGA				U1000		CRITICAL		CPU_2_4GHZ				
338S0388		1	IC, GPU, NV G84M, BGA				U8000		CRITICAL						
338S0426		1	IC, NB, CRESTLINE, GM, C0, QS, 965PM				U1400		CRITICAL						
338S0427		1	IC, SB, ICH8M, B1, QS, BGA				U2300		CRITICAL						
353S1461		1	IC, ISL9504, SYNC REG CTRL, 2PHAS, QFN48, LF				U7100		CRITICAL		ISL9504A				
353S1651		1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48				U7100		CRITICAL		ISL9504B				
359S0127		1	IC, 68 PIN, CK505, LOW POWER CLOCK GENER				U2900		CRITICAL		SLG8LP537				
359S0130		1	IC, SLG2AP101, LW PWR CLCK GEN, CK505, QFN68				U2900		CRITICAL		SLG2AP101				
338S0386		1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN				U3700		CRITICAL						
338S0274		1	IC, SMC, HS8/2116				U4900		CRITICAL		SMC_BLANK				
341S2004		1	IC, SMC, DEVELOPMENT, M75				U4900		CRITICAL		SMC_PROG				
335S0384		1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8				U6100		CRITICAL		BOOTROM_BLANK				
341S2002		1	IC, EFI ROM, DEVELOPMENT, M75				U6100		CRITICAL		BOOTROM_PROG				
333S0404		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_SAMSUNG				
333S0409		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_HYNIX				
333S0382		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_SAMSUNG				
333S0401		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_HYNIX				
PART NUMBER		IS ALTERNATE FOR PART NUMBER	BOM OPTION		REF DES		COMMENTS:								
157S0011		157S0030			ALL		E&E alt to TDK/B1-Tech magnetics								
152S0476		152S0276			ALL		Inductor alternate								
353S1681		353S1294			ALL		TI alt to National								
138S0603		138S0602			ALL		Murata alt to Samsung								
BOM Configuration															
SYNC_MASTER=N/A SYNC_DATE=N/A															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE COMPUTER INC.															
SIZE D		DRAWING NUMBER 051-7225				REV. 14.0.0									
SCALE NONE		SHT 5 OF 88													

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT 5 OF 88	
NONE		


	8	7	6	5	4	3	2	1	
D	PROTO See Perforce change notes for updates before Proto Release 12/22/06 -- Released for Proto (Schem Rev 08, PCB Rev 01) EVT 8.1.0: 01/05/07 -- Clock Termination: Removed NO STUFF property from R3067 01/05/07 -- GPU FB: Corrected FB CLK termination (added cap and removed connection to VDDQ) 8.2.0: 01/08/07 -- GPU FB: Added VREF support for unterminated memory mode (added FETs and pulldown Rs) 9.0.0: 01/09/07 -- Temp Sensors: NO STUFFed C5520 (circuit should have only 1 cap) 01/12/07 -- Power Aliases: Moved Ethernet to PP3V3_S3 from S5 (layout improvements) 01/12/07 -- Power Supplies: Minor power supply feedback connection changes from M76 9.1.0: 01/17/07 -- Power Aliases: Moved LCD panel FET to PP3V3_S5 from S0 01/17/07 -- SMBus: Changed R5260 & R5261 from 4.7K to 3.3K 01/17/07 -- Sync with T9 noME (6.1.4) to pull in W0L_EN and Wake-on-Wireless support 01/17/07 -- Power FETs: Corrected BOM values for 5V/3.3V S3/S0 FETs 01/17/07 -- Power Sequencing: Added RC delay on PP1V8_S3 switcher enable 01/17/07 -- Testpoints: Removed FUNC_TEST from NB_RESET_L and FSB_DPWR_L per PCB request 01/17/07 -- BOM: Consolidated 3 caps on page 59 from 132S0120 to 132S0131 01/17/07 -- BOM: Added Hynix BOM configurations 9.2.0: 01/17/07 -- Power Aliases: Deleted alias that accidentally eliminated filtering on PP1V5_S0_SB_VCC1_5_B 01/18/07 -- Clock Termination: Changed series termination on all single ended clocks to 33 ohms 01/18/07 -- IMVP: Updated BOMOPTIONS and values for ISL9504B 01/18/07 -- Testpoints: Added NO_TEST property to LVDS_L_DATA_N<1>, _N<2>, _P<2> due to lack of layout space for TP 01/18/07 -- ODD Conn: Reconnected ODD power FET gate control circuitry to properly implement soft start (added one cap) 9.3.0: 01/19/07 -- SB Decoupling: Removed filtering for PP1V5_S0_SB_VCCGLANPLL to enable PP1V5_S0 corrections at SB 01/19/07 -- Ethernet Conn: Changed resistor short reference designators from R392x to RX392x 01/19/07 -- Clock Termination: Changed R3050 and R3055 to bypass discrete muxes for pending change to SLG2AP101 01/19/07 -- Power Sequencing: Added C7859 to create RC delay for 1.5 and 1.05V S0 rails 01/19/07 -- Power Sequencing: Changed power rail for U7850 to PP3V3_S5 to eliminate a leakage path 9.4.0: 01/19/07 -- GPU GPIOs: Added 2 TPs on GPIOs to make G-state externally visible 01/19/07 -- SB GPIOs: Changed SB_GPIO42 to WOW_EN and changed pullup to pulldown (T9_noME change 40787) 9.5.0: 01/22/07 -- LIO Conn: Removed unnecessary aliases as T9 reference design now matches M75 (T9_noME change 40998) 01/22/07 -- Clocks: Changed U2900 to SLG2AP101 as primary clock chip (T9_noME change 40975) 01/22/07 -- Clock Termination: Added R3051 for Silego 537/101 compatibility 01/22/07 -- BOM: Added BOMOPTIONS for SLG2AP101 (primary) and SLG8LP537 (backup) 01/22/07 -- BOM: Selected P1V8S3_1V825 BOMOPTION to lift voltage at FB memories 10.0.0: 01/23/07 -- BOM: Changed C3860/61 to 22pF from 27 pF based on -R characterization (T9_noME change 41248) 01/23/07 -- BOM: Changed FB memories to new Samsung and Hynix APNs (also added new BOMOPTIONS to GPU straps) 01/23/07 -- Released for EVT (Schem Rev 10, PCB Rev 02) EVT_SE 10.1.0: 01/24/07 -- PATA Conn: Added pass FET Q4430 to allow PCIREQ3 (ODD reset GPIO) to pullup to S0 01/24/07 -- PATA Conn: Changed =PP5V_S0_ODDPWREN to =PP3V3_S0_ODDPWREN for minor power savings 01/24/07 -- Power Aliases: Updated PP3V3_S0 aliases to support above changes 10.2.0: 01/25/07 -- PATA Conn: Replaced PCIREQ pass FET with OD buffer to correct a corner case during PLTRST 01/25/07 -- Power Aliases: Updated PP5V_S0 aliases to support above changes 11.0.0: 01/25/07 -- BOM: Updated gain of PP1V25_ENET current sense amplifier to 165 (R5432 to 165K) 01/25/07 -- BOM: Updated all Intel APNs to use QS parts 01/25/07 -- Released for EVT (Schem Rev 11, PCB Rev 03) 12.0.0: 02/19/07 -- GPU Reset: Changed C2885 to 0.047uF to reduce reset delay on powerup 02/19/07 -- GPU PG00D: Changed C9595 to 330pF to reduce PG00D delay on powerup 02/19/07 -- Power Sequencing: NO STUFFed U7885 to remove GPU PG00D from PWR0K chain 02/19/07 -- Power Sequencing Rework: Short pins 2 and 4 of U7885 to complete PWR0K chain 02/19/07 -- Released post-EVT to document what was built (Schem Rev 12) DVT 12.1.0: 02/20/07 -- GPU FB: Changed cal resistors per Nvidia PUN (R8290 to 45.3 ohm and R8291 to 24.9 ohm) 02/20/07 -- GPU FB: Changed unterminated-mode reference voltage to 40% (R8297 -> 1.02K, R8432/82, R8532/82 -> 2.21K) 02/21/07 -- FireWire: Changed to Rev C of TI FireWire MCM (APN: 338S0435) 02/21/07 -- Power Sequencing: Removed U7885/C7885 to take GFX_PG00D out of PWR_OK chain (rdar://4974927) 02/26/07 -- GPU Vcore: NO STUFFed all PWRCTL related components (feature not to be supported) 02/26/07 -- GPU Vcore: Updated voltage setpoints to 1.000/1.070/1.125V (rdar://5021453) 02/26/07 -- SB GPIOs: Sync'd page25.csa to T9_MLB to get pullup updates 02/26/07 -- Thermal Sensors: Updated topology of EMC1033 filter caps (added C5515 next to IC, moved other caps to connectors - rdar://5025773) 12.2.0: 02/27/07 -- ODD Conn: Changed ODD power FET to FDC606P (from FDC638P) for reduced Rds(on) (rdar://4993378) 02/28/07 -- Power Aliases: Moving PP1V8_GPU FET source to PP1V8_S3 rather than PP1V8_S3_ISNS to improve power delivery to GPU (rdar://5021462) 12.3.0: 02/28/07 -- Left Clutch IC: Updated both I-PEX connectors to new APN (part update for shell plating) 02/28/07 -- NB GFX Core: Changed Vcore controller to ISL6263B (part consolidation effort between Apple/Intersil - rdar://5009109) 02/28/07 -- Power Supplies: Replaced APN 152S0511 with 152S0368 (duplicate APNs for same part - rdar://5009109) 03/01/07 -- Thermal Sensors: Updated topology of EMC1033 sensors (removed shorts, changed connector caps to 18pF) 03/01/07 -- NB GFX Decoupling/Power Aliases: Connected VCCD_CRT of NB to GND per CRT disable guidelines 12.4.0: 03/01/07 -- LVDS Connector: Changed pin 5 of connector from NC to PP3V3_SW_LCD (in case we add extra cable for power - rdar://5024882) 03/01/07 -- NB GFX Decoupling: Added R2260 (0.3 ohm, 0603) to bring ESR of regulator output cap in spec (rdar://5000272) 12.5.0: 03/02/07 -- Power/Signal Aliases: Added XW0900 to PP5V_S5 to enable layout improvements 12.6.0: 03/06/07 -- Power FETs: Changed Q7080 to RJK0301 which provides much lower Rds(on) 03/06/07 -- FireWire Ports: Changed D4260 to PDS340 for lower height 12.7.0: 03/06/07 -- FireWire Ports: Changed D4260 to PDS540 for higher current capacity 03/06/07 -- Ethernet Connector: Removed RX shorts on Ethernet MDI lines per EMC request 03/06/07 -- SB GPIOs: Changed R2514 from pulldown to pullup to correct auto power-on issue (Linda card detect GPIO) 03/06/07 -- DDR2 Regulator: Changed FB resistors to 0.1% to raise guaranteed lowest output voltage				DVT (cont'd) 12.8.0: 03/08/07 -- Thermal Sensors: Added R5515/R5516 in case low pass filter is needed for EMC1033 13.0.0: 03/12/07 -- Power Control: Corrected alias connections for 5V/3V3 S5 enable signals 13.1.0: 03/13/07 -- BOM Options: Removed HDCP BOM option from stuffing list (feature removed) 03/14/07 -- Constraints: Constrained WWAN_SIM signals to 50 ohms 03/14/07 -- Thermal Sensors/Aliases: Changed mounting pads of Th2H sensor connector to left clutch chassis gnd 13.2.0: 03/16/07 -- Thermal Sensors: Replaced EMC1033 with second EMC1043 for improved noise filtering 03/16/07 -- NB GFX: LVDS_VREFL/VREFH changed to single pin nets to prevent LVDS glitches per Intel 03/16/07 -- Yukon Power Control: Crystal caps changed to 18pF (rdar://4946795 and rdar://4945362) 13.3.0: 03/16/07 -- Thermal Sensors: Moved remote sensor U5500 to SMC SMBus "A" and S3 power rail to clear I2C addr clash 13.4.0: 03/19/07 -- Thermal Sensors: Updated U5500 power alias to indicate device should be on S3 rail 03/19/07 -- Power Control: Added U7858 to level shift PM_G2_EN from 3.42V to 5V 03/19/07 -- Power Supplies: For 1.8, 3.3 and 5V, removed VBST 0-ohm series R (rdar://5070179) 03/19/07 -- Power Supplies: For 1.8, 3.3 and 5V, increased cap size to 0603/0805 on VBST caps (rdar://5070179) 13.5.0: 03/19/07 -- Power Control: Tied all 4 5V/3.3V enables (EN1, EN2, EN3, EN5) together as part of PM_G2_EN 14.0.0: 03/20/07 -- GPU Vcore: Updated setpoints for GPU Vcore based upon Nvidia Vmin (i.e. 1.05V,1.05V,1.05V,1.125V) 03/20/07 -- FB: Changed FB VREF caps to 2x0.0047uF as required in Nvidia PUN 02736-001-v07 (which requests 1x0.01uF)				D
C									C
B									B
A					Revision History SYNC_MASTER=N/A SYNC_DATE=N/A NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  APPLE COMPUTER INC. SIZE D DRAWING NUMBER 051-7225 REV. 14.0.0 SCALE NONE SHT 6 OF 88				A
	8	7	6	5	4	3	2	1	











CPU Power & Ground

SYNC_MASTER=T9_NAME

SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	14.0.0
SCALE		SHT	OF
NONE		11	88

D

C

B

A

D


C

B

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC_MASTER=T9_NOME SYNC_DATE=12/12/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	13	88



NB CPU Interface

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE
D

DRAWING NUMBER
051-7225

REV.
14.0.0

SCALE
NONE

SHT
14

OF
88

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	15	88



NB Misc Interfaces

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





NB Power 1

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. 14.0.0

SCALE NONE SHT 18 OF 88










NOTE: This filter is required even if using only external graphics.
VCCD_TV DAC also powers internal thermal sensors.


Layout Note:
These 2 caps should be
within 6.35 mm of NB edge

Crestline LVDS Support



NB Graphics Decoupling
SYNC_MASTER=M76_MLB SYNC_DATE=03/12/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
	SCALE NONE	SHT 22	OF 88



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD


SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
	SCALE NONE	SHT 23	OF 88



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT	
I/F	GNT0#
LPC	1
SPI	0


NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI_CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)

SB PCI, PCIe, DMI, USB	
SYNC_MASTER=T9_NOME	SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
	SCALE NONE	SHT 24	OF 88




SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
	SCALE NONE	SHT 25	OF 88






CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.


(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

CLK Termination

(Note: HOST/SRC/GFX clock termination removed. Silego SL8GLP536 or equiv. support only)




CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SL8LP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).

GPU Clock Gating



Unused Clocks



Clock Termination

SYNC_MASTER=(MASTER) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7225

SHT


30

OF

88

REV.

14.0.0



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_A
- =PP0V9_S3M_MEM_DIMMVREFA
- =PPSPD_S0M_MEM_A (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:
(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
	SCALE NONE	SHT 31	OF 88

Page Notes

Power aliases required by this page:

- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:

(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)

DDR2 SO-DIMM Connector B

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	32	88



Memory Active Termination

SYNC_MASTER=(T9_NOME) SYNC_DATE=11/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

14.0.0

SCALE


NONE

SHT

33

OF

88



Left I/O Board Connector

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

14.0.0

SCALE

NONE

SHT

34

OF

88

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

C

B

A

C

B

- A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



SIZE D	DRAWING NUMBER 051-7225	REV. 14.0.0
SCALE NONE	SHT 35	OF 88

D

C

B

A

D

C


B

A

ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")

NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.




3.3V ENET FET

WLAN Enable Generation


"WLAN" = "S0" || ("S3" && "AC" && "WOW_EN")

NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC
Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES, 31.6K, 1%, 1/16W, 402, LF	R3855		YUKON_EC

Yukon Crystal



Yukon Power Control

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	36	88


Page Notes

Power aliases required by this page:
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	37	88



FireWire Link (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	38	88



FireWire PHY (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	39	88


Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection



FireWire Port Power

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	14.0.0
SCALE	SHT	OF
NONE	40	88

```
Power aliases required by this page:
- =PPVP_FW_PORT0
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG
- =GND_CHASSIS_FW_PORT0L
- =GND_CHASSIS_FW_PORT0U
- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R
```

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the Firewire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

Configures PHY for:

- ```


- 2-port Portable Power Class (4) 41 40 39 8 PP3V3 FW ==
- Port "0" Data-Strobe only (1394A) 40 39 64 PP3V3 FW ==
- Port "1" Bilingual (1394B) 64 41 GND ==

```




## Place close to FireWire PHY

TI PHYs require 1uF even though  
FW spec calls out 0.33uF




PP2V4\_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4390 should be 390 Ohms max for a 3.3V rail

## "Snapback" & "Late VG" Protection



## "Snapback" & "Late VG" Protection



SYNC\_MASTER=M76\_MLB      SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR HERETO TO THE FOLLOWING

MAINTAIN THE DOCUMENT IN CONFIDENCE

DO NOT REPRODUCE OR COPY IT

DO NOT REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

|      |
|------|
| SIZE |
|------|

|                |
|----------------|
| DRAWING NUMBER |
|----------------|

REV.

NO

SHI

88

87 77 75 74 65 59 58 57 52  
27 26 25 24 23 21 19 16 13 8 PP3V3 S0

|    |    |    |                                                                                       |                |   |                |    |    |    |
|----|----|----|---------------------------------------------------------------------------------------|----------------|---|----------------|----|----|----|
| 82 | 42 | 23 |  | TP SATA B R2DP | = | TP SATA B R2DP | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |
| 82 | 42 | 23 |  | TP SATA B R2DN | = | TP SATA B R2DN | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |
| 82 | 42 | 23 |  | TP SATA B D2RP | = | TP SATA B D2RP | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |
| 82 | 42 | 23 |  | TP SATA B D2RN | = | TP SATA B D2RN | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |
| 82 | 42 | 23 |  | TP SATA C R2DP | = | TP SATA C R2DP | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |
| 82 | 42 | 23 |  | TP SATA C R2DN | = | TP SATA C R2DN | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |
| 82 | 42 | 23 |  | TP SATA C D2RP | = | TP SATA C D2RP | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |
| 82 | 42 | 23 |  | TP SATA C D2RN | = | TP SATA C D2RN | 23 | 42 | 82 |
|    |    |    |                                                                                       |                |   | MAKE_BASE=TRUE |    |    |    |

<sup>1</sup>R4460  
24.9  
1%  
1/16W  
MF-LF  
2402

|                      |                    |
|----------------------|--------------------|
| SYNC_MASTER=(MASTER) | SYNC_DATE=(MASTER) |
|----------------------|--------------------|

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7225       | 14.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 43             | 88     |



| PART#    | QTY | DESCRIPTION                           | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------------------------|-------------------------|----------|------------|
| 113S0022 | 2   | RES, MF, 1/10W, 00HM, 5, 0603, SM, LF | L4731, L4741            | CRITICAL |            |

Left Clutch Barrel Interconnect  
SYNC\_MASTER=M76\_MLB      SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7225       | 14.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 44             | 88     |







SMC Reset "Button" / Brownout Detect



SMC Crystal Circuit      Debug Power "Button"




SMC AVREF Supply



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:           |
|-------------|---------------------------|------------|---------|---------------------|
| 353S1381    | 353S1278                  |            | ALL     | Intersil ISL6002-33 |


System (Sleep) LED Circuit



|                     |   |                     |    |    |
|---------------------|---|---------------------|----|----|
| TP_SMC_FAN_2_CTL    | = | TP_SMC_FAN_2_CTL    | 45 | 45 |
| TP_SMC_FAN_2_TACH   | = | TP_SMC_FAN_2_TACH   | 45 | 45 |
| TP_SMC_FAN_3_CTL    | = | TP_SMC_FAN_3_CTL    | 45 | 45 |
| TP_SMC_FAN_3_TACH   | = | TP_SMC_FAN_3_TACH   | 45 | 45 |
| TP_SMC_GFX_OVERTEMP | = | TP_SMC_GFX_OVERTEMP | 45 | 45 |
| TP_SMC_GFX_THROTTLE | = | TP_SMC_GFX_THROTTLE | 45 | 45 |
| TP_SMC_BATT_VSET    | = | TP_SMC_BATT_VSET    | 45 | 45 |
| TP_SMC_SYS_VSET     | = | TP_SMC_SYS_VSET     | 45 | 45 |
| TP_SMC_P14          | = | TP_SMC_P14          | 45 | 45 |
| TP_SMC_P20          | = | TP_SMC_P20          | 45 | 45 |
| TP_SMC_P21          | = | TP_SMC_P21          | 45 | 45 |
| TP_SMC_P22          | = | TP_SMC_P22          | 45 | 45 |
| TP_SMC_P23          | = | TP_SMC_P23          | 45 | 45 |
| TP_SMC_P26          | = | TP_SMC_P26          | 45 | 45 |
| TP_SMC_P27          | = | TP_SMC_P27          | 45 | 45 |
| TP_SMC_P43          | = | TP_SMC_P43          | 45 | 45 |
| TP_SMC_P44          | = | TP_SMC_P44          | 45 | 45 |
| TP_SMC_P46          | = | TP_SMC_P46          | 45 | 45 |
| TP_SMC_P62          | = | TP_SMC_P62          | 45 | 45 |
| TP_SMC_P63          | = | TP_SMC_P63          | 45 | 45 |
| TP_SMC_P64          | = | TP_SMC_P64          | 45 | 45 |
| TP_SMC_P81          | = | TP_SMC_P81          | 45 | 45 |
| TP_SMC_PF0          | = | TP_SMC_PF0          | 45 | 45 |
| TP_SMC_PF1          | = | TP_SMC_PF1          | 45 | 45 |


|                     |   |                     |    |    |
|---------------------|---|---------------------|----|----|
| SMC_EXCARD_OC_L     | = | EXCARD_OC_L         | 24 | 34 |
| SUS_CLK_SB          | = | SUS_CLK_SB          | 25 | 45 |
| SMC_ENRGYSTR_LDO_EN | = | SMC_ENRGYSTR_LDO_EN | 34 | 45 |

LAN PWRGD Circuit




S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



SMC FSB to 3.3V Level Shifting



|               |   |               |    |    |
|---------------|---|---------------|----|----|
| SMC_PA0       | = | SMC_PA0       | 45 | 45 |
| SMC_PA1       | = | SMC_PA1       | 45 | 45 |
| SMC_PB0       | = | SMC_PB0       | 45 | 45 |
| SMC_ONOFF_L   | = | SMC_ONOFF_L   | 45 | 45 |
| SMC_LID       | = | SMC_LID       | 45 | 45 |
| SMC_FWE       | = | SMC_FWE       | 45 | 45 |
| SMC_TX_L      | = | SMC_TX_L      | 45 | 45 |
| SMC_RX_L      | = | SMC_RX_L      | 45 | 45 |
| SMC_ONEWIRE   | = | SMC_ONEWIRE   | 45 | 45 |
| SMC_BS_ALRT_L | = | SMC_BS_ALRT_L | 45 | 45 |
| SMC_TMS       | = | SMC_TMS       | 45 | 45 |
| SMC_TDO       | = | SMC_TDO       | 45 | 45 |
| SMC_TDI       | = | SMC_TDI       | 45 | 45 |
| SMC_TCK       | = | SMC_TCK       | 45 | 45 |

|                       |   |                       |    |    |
|-----------------------|---|-----------------------|----|----|
| SMC_P67               | = | SMC_P67               | 45 | 45 |
| SMC_PF3               | = | SMC_PF3               | 45 | 45 |
| SMC_PG0               | = | SMC_PG0               | 45 | 45 |
| SMC_PH4               | = | SMC_PH4               | 45 | 45 |
| SMC_BATT_TRICKLE_EN_L | = | SMC_BATT_TRICKLE_EN_L | 45 | 45 |
| SMC_BATT_CHG_EN       | = | SMC_BATT_CHG_EN       | 45 | 45 |
| SMC_ADAPTER_EN        | = | SMC_ADAPTER_EN        | 45 | 45 |
| SMC_CASE_OPEN         | = | SMC_CASE_OPEN         | 45 | 45 |
| SMC_BC_ACOK           | = | SMC_BC_ACOK           | 45 | 45 |
| SMC_EXCARD_CP         | = | SMC_EXCARD_CP         | 45 | 45 |
| PM_SUS_STAT_L         | = | PM_SUS_STAT_L         | 45 | 45 |
| PM_SLP_S5_L           | = | PM_SLP_S5_L           | 45 | 45 |

SMC Support

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D      DRAWING NUMBER 051-7225      REV. 14.0.0

SCALE NONE      SHT 46      OF 88



**LPC+ Debug Connector**

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                            |                |
|---------------------|---------------|----------------------------|----------------|
| APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7225 | REV.<br>14.0.0 |
|                     | SCALE<br>NONE | SHT<br>47                  | OF<br>88       |



**SMBus Connections**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)













NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



|                                                                                                                            |                    |
|----------------------------------------------------------------------------------------------------------------------------|--------------------|
| <b>Current &amp; Voltage Sensing</b>                                                                                       |                    |
| SYNC_MASTER=(MASTER)                                                                                                       | SYNC_DATE=(MASTER) |
| <b>NOTICE OF PROPRIETARY PROPERTY</b>                                                                                      |                    |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                    |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE                                                                                   |                    |
| II NOT TO REPRODUCE OR COPY IT                                                                                             |                    |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART                                                                              |                    |




|   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|




## C



## A





Fan Connectors

SYNC\_MASTER=M76\_MLB    SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE  
NONE


SIZE  
D


DRAWING NUMBER  
051-7225

SHT  
52

REV.  
14.0.0

OF  
88






I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33

Alias SCL/SDA to GND if using analog outputs only

Desired orientation when  
placed on board top-side:



Desired orientation when  
placed on board bottom-side:



Sudden Motion Sensor (SMS)

|                     |                      |
|---------------------|----------------------|
| SYNC_MASTER=M76_MLB | SYNC_DATE=03/19/2007 |
|---------------------|----------------------|

---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

|                      |                                   |                       |
|----------------------|-----------------------------------|-----------------------|
| SIZE<br><b>D</b>     | DRAWING NUMBER<br><b>051-7225</b> | REV.<br><b>14.0.0</b> |
| SCALE<br><b>NONE</b> | SHT<br><b>54</b>                  | OF<br><b>88</b>       |





PBus-In & Battery Connectors

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

14.0.0

SCALE

NONE


SHT

56

OF

88





| DPRSLPVR | DPRSTP* | PSI* | Operation Mode |
|----------|---------|------|----------------|
| 0        | 1       | 1    | 2-Phase CCM    |
| 0        | 1       | 0    | 1-Phase CCM    |
| 1        | 0       | 1    | 1-Phase DCM    |
| 1        | 0       | 0    | 1-Phase DCM    |


### IMVP6 CPU VCore Regulator

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/23/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |        |
|---------------------|------|----------------|--------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.   |
|                     | D    | 051-7225       | 14.0.0 |
| SCALE               |      | SHT            | OF     |
| NONE                |      | 58             | 88     |



IMVP6 NB Gfx Core Regulator

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7225       | 14.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 59             | 88     |

NOTE: Intel recommendation to stuff 30K pull-up and 100K pull-down on VR\_EN per Crestline Issue #306022.



NOTE: EN5 can float or tie to VIN for automatic 5V LD0 enable  
EN3 can float or tie to VREG5 for automatic 3.3V LD0 enable  
When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.

5V / 3.3V Power Supply

SYNC\_MASTER=M76\_MLB

SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SCALE: NONE

SIZE: D

DRAWING NUMBER: 051-7225

SHT: 60 OF: 88

REV.: 14.0.0




1.25V / 1.05V Power Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                            |                |
|---------------------|---------------|----------------------------|----------------|
| APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7225 | REV.<br>14.0.0 |
|                     | SCALE<br>NONE | SHT<br>61                  | OF<br>88       |



| PART#    | QTY | DESCRIPTION                     | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------------------|-------------------------|----------|------------|
| 103S0192 | 1   | RES,MTL FILM,21K,0.1,0402,SM,LF | R7520                   | CRITICAL | P1V8S3_1V8 |

1.8V DDR2 Supply

SYNC\_MASTER=M76\_MLB    SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D    DRAWING NUMBER 051-7225    REV. 14.0.0

SCALE NONE    SHT 62 OF 88



1.5V Power Supply

SYNC\_MASTER=M76\_MLB    SYNC\_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                            |                |
|---------------------|---------------|----------------------------|----------------|
| APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7225 | REV.<br>14.0.0 |
|                     | SCALE<br>NONE | SHT<br>63                  | OF<br>88       |

D

C

B

A


D

C


B

A

### 3.3V FW PHY Supply



### 1.95V FW PHY Supply



#### FW PHY Power Supplies

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

##### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

14.0.0

SCALE

NONE

SHT

64


OF

88


Power Control Signals

3.425V "G3Hot" Supply

| State               | SMC_PM_G2_ENABLE | PM_SLP_S4_L | PM_SLP_S3_L |
|---------------------|------------------|-------------|-------------|
| Run (S0)            | 1                | 1           | 1           |
| Sleep (S3)          | 1                | 1           | 0           |
| Soft-Off (S5)       | 1                | 0           | 0           |
| Battery Off (G3Hot) | 0                | 0           | 0           |



Supply needs to guarantee 3.31V delivered to SMC Vref generator



Vout = 3.425  
200mA max output  
(Switcher limit)


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Unused PG00D Signals

|                    |   |                    |
|--------------------|---|--------------------|
| TP_P1V25ENET_PG00D | = | TP_P1V25ENET_PG00D |
| TP_P1V8S3_PG00D    | = | TP_P1V8S3_PG00D    |

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




PP1V2\_GPU needs to ramp first via RC control


Fast wake glitch filter. Should not be necessary to stuff if GPU supplies and PG00D revalidate before 99ms SMC timer expires.

NOTE: 0.9V/2.5V is not checked!  
Other S0 Rails PWRGD Circuit

Does not include GFX rails



LTC2900 typical threshold is 93.5% (4.675V, 3.086V, 1.685V, 1.120V)



3.425V G3Hot Supply & Power Control

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |          |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.     |
|                     | D    | 051-7225       | 14.0.0   |
| SCALE               | NONE | SHT            | 65 OF 88 |

```
Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)
```




|                      |                                   |                       |
|----------------------|-----------------------------------|-----------------------|
| SIZE<br><b>D</b>     | DRAWING NUMBER<br><b>051-7225</b> | REV.<br><b>14.0.0</b> |
| SCALE<br><b>NONE</b> | SHT<br><b>66</b>                  | OF<br><b>88</b>       |

Page Notes

Power aliases required by this page:  
- =PPVCORE\_GPU  
- =PP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



NV G84M Core/FB Power

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7225       | 14.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 67             | 88     |

# Page Notes

Power aliases required by this page:  
- =PP1V2\_GPU\_FBPLLAVDD  
- =PP1V8\_GPU\_FBI0

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



NV G84M Frame Buffer I/F  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7225       | 14.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 68             | 88     |

Page Notes

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

GDDR3 Frame Buffer A

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7225       | 14.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 69             | 88     |



# Page Notes

Power aliases required by this page:

- =PP1V8\_S0\_FB\_VDD
- =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

## GDDR3 Frame Buffer B

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7225

14.0.0

SCALE

NONE

SHT

70

OF

88


```
Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD
```

---

```
Signal aliases required by this page:
(NONE)
```

---

```
BOM options provided by this page:
(NONE)
```



| Signal        | Pin  | Function             | Page     |
|---------------|------|----------------------|----------|
| GPIO0         | J3   | GPU HPD              | 72 76    |
| GPIO1         | H1   | NC GPU GPIO 1        | 72       |
| GPIO2         | K5   | GPU BL PWM           | 72 77    |
| GPIO3         | G5   | GPU PANEL EN         | 72 77    |
| GPIO4         | E2   | GPU BKLT EN          | 72 77    |
| GPIO5         | J5   | GPU VCORE VID0       | 72 74    |
| GPIO6         | G6   | GPU VCORE VID1       | 72 74    |
| GPIO7         | K6   | GPU VGA EN L         | 72       |
| GPIO8         | E1   | NC GPU GPIO 8        | 72       |
| GPIO9         | D2   | TP GPU GSTATE<0>     | 72       |
| GPIO10        | H5   | FB VREF INTERM       | 68 69 70 |
| GPIO11        | F4   | GPU VCORE VID2       | 72       |
| GPIO12        | E3   | GPU GPIO 12          | 72       |
| GPIO13        | U3   | GPU VCORE PWRCTL0    | 72 74    |
| GPIO14        | U4   | GPU VCORE PWRCTL1    | 72 74    |
| SPDIF         | J6   | NC GPU SPDIF         | 72       |
| STEREO        | T3   | NC GPU STEREO        | 72       |
| BUFRST_L      | F3   | TP GPU BUFRST L      |          |
| JTAG_TCK      | AJ11 | TP GPU JTAG TCK      |          |
| JTAG_TDI      | AK12 | TP GPU JTAG TDI      |          |
| JTAG_TDO      | AL12 | TP GPU JTAG TDO      |          |
| JTAG_TMS      | AK11 | TP GPU JTAG TMS      |          |
| JTAG_TRST_L   | AL13 | TP GPU JTAG TRST L   |          |
| MIOA_CLKOUT   | R4   | TP GPU MIOA_CLKOUT_P | 72       |
| MIOA_CLKOUT_L | P4   | TP GPU MIOA_CLKOUT_N | 72       |
| MIOA_CTL3     | P3   | TP GPU MIOA_CTL3     |          |
| MIOA_DE       | P1   | TP GPU MIOA_DE       | 72       |
| MIOAD0        | P2   | GPU MIOA D<0>        | 72       |
| MIOAD1        | N2   | GPU MIOA D<1>        | 72       |
| MIOAD2        | N1   | GPU MIOA D<2>        | 72       |
| MIOAD3        | N3   | GPU MIOA D<3>        | 72       |
| MIOAD4        | M1   | GPU MIOA D<4>        | 72       |
| MIOAD5        | M3   | GPU MIOA D<5>        | 72       |
| MIOAD6        | P5   | GPU MIOA D<6>        | 72       |
| MIOAD7        | N6   | TP GPU MIOA D<7>     | 72       |
| MIOAD8        | N5   | GPU MIOA D<8>        | 72       |
| MIOAD9        | M4   | GPU MIOA D<9>        | 72       |
| MIOAD10       | L4   | GPU MIOA D<10>       | 72       |
| MIOAD11       | L5   | GPU MIOA D<11>       | 72       |
| MIOA_HSYNC    | R3   | TP GPU MIOA_HSYNC    | 72       |
| MIOA_VSYNC    | R1   | TP GPU MIOA_VSYNC    | 72       |
| MIOB_CLKIN    | AE4  | TP GPU MIOB_CLKIN    | 72       |
| MIOB_CLKOUT   | AD4  | TP GPU MIOB_CLKOUT_P | 72       |
| MIOB_CLKOUT_L | AD5  | TP GPU MIOB_CLKOUT_N | 72       |
| MIOB_CTL3     | AD3  | TP GPU MIOB_CTL3     |          |
| MIOB_DE       | AD1  | TP GPU MIOB_DE       | 72       |
| MIOBD0        | AC3  | GPU MIOB D<0>        | 72       |
| MIOBD1        | AC1  | GPU MIOB D<1>        | 72       |
| MIOBD2        | AC2  | TP GPU MIOB D<2>     | 72       |
| MIOBD3        | AB2  | TP GPU MIOB D<3>     | 72       |
| MIOBD4        | AB1  | TP GPU MIOB D<4>     | 72       |
| MIOBD5        | AA1  | TP GPU MIOB D<5>     | 72       |
| MIOBD6        | AB3  | TP GPU MIOB D<6>     | 72       |
| MIOBD7        | AA3  | TP GPU MIOB D<7>     | 72       |
| MIOBD8        | AC5  | GPU MIOB D<8>        | 72       |
| MIOBD9        | AB5  | GPU MIOB D<9>        | 72       |
| MIOBD10       | AB4  | GPU MIOB D<10>       | 72       |
| MIOBD11       | AA5  | GPU MIOB D<11>       | 72       |
| MIOB_HSYNC    | AF3  | GPU MIOB_HSYNC       | 72       |
| MIOB_VSYNC    | AE3  | TP GPU MIOB_VSYNC    | 72       |
| THERMDP       | K1   | GPU TDIODE_P         | 51 72 87 |
| THERMDN       | J1   | GPU TDIODE_N         | 51 72    |

|                                                                                                                            |                    |
|----------------------------------------------------------------------------------------------------------------------------|--------------------|
| NV G84M GPIO/MIO/Misc                                                                                                      |                    |
| SYNC_MASTER=(MASTER)                                                                                                       | SYNC_DATE=(MASTER) |
| NOTICE OF PROPRIETARY PROPERTY                                                                                             |                    |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                    |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE                                                                                   |                    |
| II NOT TO REPRODUCE OR COPY IT                                                                                             |                    |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART                                                                              |                    |



## Page Notes

Power aliases required by this page:



- =PP1V8\_GPU\_IFPX
- =PP3V3\_GPU\_IFPCD\_IOVDD
- =PP3V3\_GPU\_DAC

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



| Composite/S-Video | VGA | Component |
|-------------------|-----|-----------|
| C                 | R   | Pr        |
| Y                 | G   | Y         |
| Comp              | B   | Pb        |

## NV G84M Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7225       | 14.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 73             | 88     |




[illegible]

518S0289


|                                                                                                                            |                    |
|----------------------------------------------------------------------------------------------------------------------------|--------------------|
| <b>LVDS Display Connector</b>                                                                                              |                    |
| SYNC_MASTER=(MASTER)                                                                                                       | SYNC_DATE=(MASTER) |
| <b>NOTICE OF PROPRIETARY PROPERTY</b>                                                                                      |                    |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                    |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE                                                                                   |                    |
| III NOT TO REPRODUCE OR COPY IT                                                                                            |                    |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART                                                                              |                    |

|                                                                                                           |       |                |        |
|-----------------------------------------------------------------------------------------------------------|-------|----------------|--------|
|  APPLE COMPUTER INC. | SIZE  | DRAWING NUMBER | REV.   |
|                                                                                                           | D     | 051-7225       | 14.0.0 |
|                                                                                                           | SCALE | SHT OF         |        |
|                                                                                                           | NONE  | 75 88          |        |




# PGOOD Monitor for GPU Rails

LTC2900 provides programmable reset delay which is required to play nice with ICHx PGOOD circuit




Fast wake condition is worst case. ICHX can create an S3 duration of 1 RTC clock (32 us). If mux select is on core well and AND-gate is implemented, glitch filter or <99ms PGOOD assertion time is required for PGOODs to be valid at end of 99 ms SMC timer. If mux select on resume well, then observed PGOOD will not change during S3 transitions and ICHX will honor whatever PGOOD delays are provided.

## Mux Select Conditioning




NOTE: NAND-gate required if EXTGPU\_LVDS\_EN GPIO is on SB core well. Keeps PG00D looking at non-GPU rails until GPIO switches good to default state and GPU power rails have come up and are valid (which should be before platform reset deasserts). Could be eliminated if GPIO moved to resume well.

GPU DDC Pass FETs



## Panel/Backlight Control Mux



NOTE: New H/W and S/W challenge since NB gfx might be powered off if using external GPU. S/W will have to guarantee that the "other" device is ready before a switch can occur. If mux select GPT0 is still on a core well, this could mean powering up IG supply will be necessary before going to sleep to keep PG00Ds valid.

## LVDS Interface Mux

|                      |                    |
|----------------------|--------------------|
| SYNC_MASTER=(MASTER) | SYNC_DATE=(MASTER) |
|----------------------|--------------------|

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|      |                |
|------|----------------|
| SIZE | DRAWING NUMBER |
|------|----------------|

|      |                |
|------|----------------|
| SIZE | DRAWING NUMBER |
| D    | 051-7225       |

APPLE COMPUTER INC.

|      |  |
|------|--|
| SIZE |  |
| D    |  |

|   |                |
|---|----------------|
| E | DRAWING NUMBER |
|---|----------------|

|                |         |
|----------------|---------|
| DRAWING NUMBER | 051-722 |
|----------------|---------|

051-722


|    |     |
|----|-----|
| LE | SHT |
|----|-----|

|      |        |
|------|--------|
| REV. | 14 0 0 |
|------|--------|


14.0.0

[illegible]


Left ALS Connector



Top-Case Connector



SATA HDD & IR & SIL Flex Connector



M75 Specific Connectors

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7225

14.0.0

SCALE

NONE

SHT

78

OF

88

### FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| FSB_DSTB_55S      | *     | =1:1_DIFFPAIR         | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =1:1_DIFFPAIR        | =1:1_DIFFPAIR     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_ADDR         | *     | =3:1_SPACING         | ?      |
| FSB_ADDR2ADDR    | *     | =2:1_SPACING         | ?      |
| FSB_ADSTB        | *     | =3:1_SPACING         | ?      |
| FSB_ADDR2ADSTB   | *     | =3:1_SPACING         | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_DATA         | *     | =3:1_SPACING         | ?      |
| FSB_DATA2DATA    | *     | =2:1_SPACING         | ?      |
| FSB_DSTB         | *     | =3:1_SPACING         | ?      |
| FSB_DATA2DSTB    | *     | =3:1_SPACING         | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_COMMON       | *     | =2:1_SPACING         | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| FSB_ADDR          | FSB_ADDR          | *         | FSB_ADDR2ADDR    |
| FSB_ADDR          | FSB_ADSTB         | *         | FSB_ADDR2ADSTB   |
| FSB_DATA          | FSB_DATA          | *         | FSB_DATA2DATA    |
| FSB_DATA          | FSB_DSTB          | *         | FSB_DATA2DSTB    |

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer.  
Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.  
NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

## CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_27P4S         | *     | Y                     | =27P4_OHM_SE       | =27P4_OHM_SE       | =27P4_OHM_SE        | 7 MIL                | 7 MIL             |
| CPU_55S           | *     | Y                     | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_2T01         | *     | =2:1_SPACING         | ?      |
| CPU_COMP         | *     | 25 MIL               | ?      |
| CPU_GTLREF       | *     | 25 MIL               | ?      |
| CPU_ITP          | *     | =2:1_SPACING         | ?      |
| CPU_VCCSENSE     | *     | 25 MIL               | ?      |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

## CPU / FSB Net Properties

| ELECTRICAL_CONSTRAINT_SET |                 | NET_TYPE     |              |                 |             |
|---------------------------|-----------------|--------------|--------------|-----------------|-------------|
|                           |                 | PHYSICAL     | SPACING      |                 |             |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB ADS L       | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB BNR L       | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB BPRI L      | 10 14       |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB BREQ0 L     | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB DBSY L      | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB DEFER L     | 10 14       |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB DPWR L      | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB DRDY L      | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB HIT L       | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB HITM L      | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB LOCK L      | 7 10 14     |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB RS L<2..0>  | 10 14       |
|                           | FSB_COMMON      | FSB_55S      | FSB_COMMON   | FSB TRDY L      | 10 14       |
|                           | FSB_CPURST_L    | FSB_55S      | FSB_COMMON   | FSB CPURST L    | 7 10 13 14  |
|                           | FSB_DATA_GROUP0 | FSB_55S      | FSB_DATA     | FSB D L<15..0>  | 7 10 14     |
|                           | FSB_DATA_GROUP0 | FSB_55S      | FSB_DATA     | FSB DTNV L<0>   | 7 10 14     |
|                           | FSB_DSTB0       | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<0> | 7 10 14     |
|                           |                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<0> | 7 10 14     |
|                           | FSB_DATA_GROUP1 | FSB_55S      | FSB_DATA     | FSB D L<31..16> | 7 10 14     |
|                           | FSB_DATA_GROUP1 | FSB_55S      | FSB_DATA     | FSB DTNV L<1>   | 7 10 14     |
|                           | FSB_DSTB1       | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<1> | 7 10 14     |
|                           |                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<1> | 7 10 14     |
|                           | FSB_DATA_GROUP2 | FSB_55S      | FSB_DATA     | FSB D L<47..32> | 7 10 14     |
|                           | FSB_DATA_GROUP2 | FSB_55S      | FSB_DATA     | FSB DTNV L<2>   | 7 10 14     |
|                           | FSB_DSTB2       | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<2> | 7 10 14     |
|                           |                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<2> | 7 10 14     |
|                           | FSB_DATA_GROUP3 | FSB_55S      | FSB_DATA     | FSB D L<63..48> | 7 10 14     |
|                           | FSB_DATA_GROUP3 | FSB_55S      | FSB_DATA     | FSB DTNV L<3>   | 7 10 14     |
|                           | FSB_DSTB3       | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<3> | 7 10 14     |
|                           |                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<3> | 7 10 14     |
|                           | FSB_ADDR_GROUP0 | FSB_55S      | FSB_ADDR     | FSB A L<16..3>  | 7 10 14     |
|                           | FSB_ADDR_GROUP0 | FSB_55S      | FSB_ADDR     | FSB REQ L<4..0> | 7 10 14     |
|                           | FSB_ADSTB0      | FSB_55S      | FSB_ADSTB    | FSB ADSTB L<0>  | 7 10 14     |
|                           | FSB_ADDR_GROUP1 | FSB_55S      | FSB_ADDR     | FSB A L<35..17> | 7 10 14     |
|                           | FSB_ADSTB1      | FSB_55S      | FSB_ADSTB    | FSB ADSTB L<1>  | 7 10 14     |
|                           | CPU_IERR_L      | CPU_55S      |              | CPU IERR L      | 10          |
|                           | CPU_FERR_L      | CPU_55S      |              | CPU FERR L      | 10 23       |
|                           | CPU_PROCHOT_L   | CPU_55S      | CPU_2T01     | CPU PROCHOT L   | 10 46 58    |
|                           | CPU_PWRGD       | CPU_55S      |              | CPU PWRGD       | 7 10 13 23  |
|                           | CPU_FROM_SB     | CPU_55S      |              | CPU INTR        | 10 23       |
|                           | CPU_FROM_SB     | CPU_55S      |              | CPU NMI         | 10 23       |
|                           | CPU_FROM_SB     | CPU_55S      |              | CPU A20M L      | 10 23       |
|                           | CPU_FROM_SB     | CPU_55S      |              | CPU DPSLP L     | 7 10 23     |
|                           | CPU_FROM_SB     | CPU_55S      |              | CPU IGNE L      | 10 23       |
|                           | CPU_INIT_L      | CPU_55S      |              | CPU INIT L      | 10 23 47    |
|                           | CPU_FROM_SB     | CPU_55S      |              | CPU SMI L       | 10 23       |
|                           | CPU_FROM_SB     | CPU_55S      |              | CPU STPCLK L    | 7 10 23     |
|                           | PM_THRMTRIP_L   | CPU_55S      | CPU_2T01     | PM THRMTRIP L   | 10 16 23 46 |
|                           | FSB_CPUSLP_L    | CPU_55S      |              | FSB CPUSLP L    | 7 10 14     |
|                           | PM DPRSLPVR     | CPU_55S      | CPU_2T01     | PM DPRSLPVR     | 7 10 25 58  |
|                           | (See above)     | CPU_55S      | CPU_2T01     | IMVP DPRSLPVR   | 7 58        |
|                           | CPU_BSEL0       | CPU_55S      | CPU_2T01     | CPU BSEL<0>     | 10 30       |
|                           | (See above)     | CPU_55S      | CPU_2T01     | NB BSEL<0>      | 13 16 30    |
|                           | CPU_BSEL1       | CPU_55S      | CPU_2T01     | CPU BSEL<1>     | 10 30       |
|                           | (See above)     | CPU_55S      | CPU_2T01     | NB BSEL<1>      | 13 16 30    |
|                           | CPU_BSEL1?      | CPU_55S      | CPU_2T01     | CPU BSEL<2>     | 10 30       |
|                           | (See above)     | CPU_55S      | CPU_2T01     | NB BSEL<2>      | 13 16 30    |
|                           | CPU DPRSTP_L    | CPU_55S      | CPU_2T01     | CPU DPRSTP L    | 7 10 16 23  |
|                           | CPU_GTLRFF      | CPU_55S      | CPU_GTLRFF   | CPU GTLRFF      | 10          |
|                           | CPU_COMP        | CPU_55S      | CPU_COMP     | CPU COMP<3>     | 10          |
|                           | CPU_COMP        | CPU_27P4S    | CPU_COMP     | CPU COMP<2>     | 10          |
|                           | CPU_COMP        | CPU_55S      | CPU_COMP     | CPU COMP<1>     | 10          |
|                           | CPU_COMP        | CPU_27P4S    | CPU_COMP     | CPU COMP<0>     | 10          |
|                           | XDP_TDI         | CPU_55S      | CPU_ITP      | XDP TDI         | 10 13       |
|                           | XDP_TDO         | CPU_55S      | CPU_ITP      | XDP TDO         | 10 13       |
|                           | XDP_TMS         | CPU_55S      | CPU_ITP      | XDP TMS         | 10 13       |
|                           | XDP_TCK         | CPU_55S      | CPU_ITP      | XDP TCK         | 10 13       |
|                           | XDP_TRST_L      | CPU_55S      | CPU_ITP      | XDP TRST L      | 10 13       |
|                           | XDP_BPM_L       | CPU_55S      | CPU_ITP      | XDP BPM L<4..0> | 10 13       |
|                           | XDP_BPM_L5      | CPU_55S      | CPU_ITP      | XDP BPM L<5>    | 10 13       |
|                           |                 | CLK_FSB_100D | CLK_FSB      | XDP CLK P       | 13 29 30 84 |
|                           | (FSB_CPURST_L)  | CLK_FSB_100D | CLK_FSB      | XDP CLK N       | 13 29 30 84 |
|                           |                 | CPU_55S      | CPU_ITP      | XDP CPURST L    | 13          |
|                           |                 | CPU_55S      | CPU_2T01     | CPU VID<6..0>   | 11 12       |
|                           |                 | CPU_55S      | CPU_2T01     | IMVP6 VID<6..0> | 7 12 58     |
|                           | CPU_VCCSENSE    | CPU_27P4S    | CPU_VCCSENSE | CPU VCCSENSE P  | 11 58       |
|                           | CPU_VCCSENSE    | CPU_27P4S    | CPU_VCCSENSE | CPU VCCSENSE N  | 11 58       |
|                           |                 | CPU_27P4S    | CPU_VCCSENSE | IMVP6 VSEN P    | 58          |
|                           |                 | CPU_27P4S    | CPU_VCCSENSE | IMVP6 VSEN N    | 58          |

## CPU/FSB Constraints

|                     |                      |
|---------------------|----------------------|
| SYNC_MASTER=T9_NOME | SYNC_DATE=01/17/2007 |
|---------------------|----------------------|

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

|                      |                                   |                       |
|----------------------|-----------------------------------|-----------------------|
| SIZE<br><b>D</b>     | DRAWING NUMBER<br><b>051-7225</b> | REV.<br><b>14.0.0</b> |
| SCALE<br><b>NONE</b> | SHT<br><b>79</b>                  | OF<br><b>88</b>       |



8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_45S           | *     | =45_OHM_SE            | =45_OHM_SE         | =45_OHM_SE         | =45_OHM_SE          | =STANDARD            | =STANDARD         |
| MEM_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| MEM_70D           | *     | =70_OHM_DIFF          | =70_OHM_DIFF       | =70_OHM_DIFF       | =70_OHM_DIFF        | =70_OHM_DIFF         | =70_OHM_DIFF      |
| MEM_85D           | *     | =85_OHM_DIFF          | =85_OHM_DIFF       | =85_OHM_DIFF       | =85_OHM_DIFF        | =85_OHM_DIFF         | =85_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_CLK2MEM      | *     | =4:1_SPACING         | ?      |
| MEM_CTRL2CTRL    | *     | =2:1_SPACING         | ?      |
| MEM_CTRL2MEM     | *     | =3:1_SPACING         | ?      |
| MEM_CMD2CMD      | *     | =1.5:1_SPACING       | ?      |
| MEM_CMD2MEM      | *     | =3:1_SPACING         | ?      |
| MEM_DATA2DATA    | *     | =1.5:1_SPACING       | ?      |
| MEM_DATA2MEM     | *     | =3:1_SPACING         | ?      |
| MEM_DQS2MEM      | *     | =3:1_SPACING         | ?      |
| MEM_20THER       | *     | 25 MIL               | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK           | MEM_CLK           | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_CTRL          | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_CMD           | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_DATA          | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_DQS           | *         | MEM_CLK2MEM      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD           | MEM_CLK           | *         | MEM_CMD2MEM      |
| MEM_CMD           | MEM_CTRL          | *         | MEM_CMD2MEM      |
| MEM_CMD           | MEM_CMD           | *         | MEM_CMD2CMD      |
| MEM_CMD           | MEM_DATA          | *         | MEM_CMD2MEM      |
| MEM_CMD           | MEM_DQS           | *         | MEM_CMD2MEM      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CTRL          | MEM_CLK           | *         | MEM_CTRL2MEM     |
| MEM_CTRL          | MEM_CTRL          | *         | MEM_CTRL2CTRL    |
| MEM_CTRL          | MEM_CMD           | *         | MEM_CTRL2MEM     |
| MEM_CTRL          | MEM_DATA          | *         | MEM_CTRL2MEM     |
| MEM_CTRL          | MEM_DQS           | *         | MEM_CTRL2MEM     |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DATA          | MEM_CLK           | *         | MEM_DATA2MEM     |
| MEM_DATA          | MEM_CTRL          | *         | MEM_DATA2MEM     |
| MEM_DATA          | MEM_CMD           | *         | MEM_DATA2MEM     |
| MEM_DATA          | MEM_DATA          | *         | MEM_DATA2DATA    |
| MEM_DATA          | MEM_DQS           | *         | MEM_DATA2MEM     |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK           | *                 | *         | MEM_20THER       |
| MEM_CTRL          | *                 | *         | MEM_20THER       |
| MEM_CMD           | *                 | *         | MEM_20THER       |
| MEM_DATA          | *                 | *         | MEM_20THER       |
| MEM_DQS           | *                 | *         | MEM_20THER       |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DQS           | MEM_CLK           | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_CTRL          | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_CMD           | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_DATA          | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_DQS           | *         | MEM_DQS2MEM      |

Memory Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |          |                  |             |
|---------------------------|----------|----------|------------------|-------------|
|                           | PHYSICAL | SPACING  |                  |             |
| MEM_A_CLK                 | MEM_70D  | MEM_CLK  | MEM CLK P<2..0>  | 16 31       |
|                           | MEM_70D  | MEM_CLK  | MEM CLK N<2..0>  | 16 31       |
| MEM_A_CNTL                | MEM_45S  | MEM_CTRL | MEM CKE<1..0>    | 16 31 33    |
| MEM_A_CNTL                | MEM_45S  | MEM_CTRL | MEM CS L<1..0>   | 16 31 33    |
| MEM_A_CNTL                | MEM_45S  | MEM_CTRL | MEM ODT<1..0>    | 16 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A A<14..0>   | 16 17 31 33 |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A BS<2..0>   | 17 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A RAS L      | 17 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A CAS L      | 17 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A WE L       | 17 31 33    |
| MEM_A_DQ_BYTE0            | MEM_55S  | MEM_DATA | MEM A DQ<7..0>   | 17 31       |
| MEM_A_DQ_BYTE1            | MEM_55S  | MEM_DATA | MEM A DQ<15..8>  | 17 31       |
| MEM_A_DQ_BYTE2            | MEM_55S  | MEM_DATA | MEM A DQ<23..16> | 17 31       |
| MEM_A_DQ_BYTE3            | MEM_55S  | MEM_DATA | MEM A DQ<31..24> | 17 31       |
| MEM_A_DQ_BYTE4            | MEM_55S  | MEM_DATA | MEM A DQ<39..32> | 17 31       |
| MEM_A_DQ_BYTE5            | MEM_55S  | MEM_DATA | MEM A DQ<47..40> | 17 31       |
| MEM_A_DQ_BYTE6            | MEM_55S  | MEM_DATA | MEM A DQ<55..48> | 17 31       |
| MEM_A_DQ_BYTE7            | MEM_55S  | MEM_DATA | MEM A DQ<63..56> | 17 31       |
| MEM_A_DM0                 | MEM_55S  | MEM_DATA | MEM A DM<0>      | 17 31       |
| MEM_A_DM1                 | MEM_55S  | MEM_DATA | MEM A DM<1>      | 17 31       |
| MEM_A_DM2                 | MEM_55S  | MEM_DATA | MEM A DM<2>      | 17 31       |
| MEM_A_DM3                 | MEM_55S  | MEM_DATA | MEM A DM<3>      | 17 31       |
| MEM_A_DM4                 | MEM_55S  | MEM_DATA | MEM A DM<4>      | 17 31       |
| MEM_A_DM5                 | MEM_55S  | MEM_DATA | MEM A DM<5>      | 17 31       |
| MEM_A_DM6                 | MEM_55S  | MEM_DATA | MEM A DM<6>      | 17 31       |
| MEM_A_DM7                 | MEM_55S  | MEM_DATA | MEM A DM<7>      | 17 31       |
| MEM_A_DQS0                | MEM_85D  | MEM_DQS  | MEM A DQS P<0>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<0>   | 17 31       |
| MEM_A_DQS1                | MEM_85D  | MEM_DQS  | MEM A DQS P<1>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<1>   | 17 31       |
| MEM_A_DQS2                | MEM_85D  | MEM_DQS  | MEM A DQS P<2>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<2>   | 17 31       |
| MEM_A_DQS3                | MEM_85D  | MEM_DQS  | MEM A DQS P<3>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<3>   | 17 31       |
| MEM_A_DQS4                | MEM_85D  | MEM_DQS  | MEM A DQS P<4>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<4>   | 17 31       |
| MEM_A_DQS5                | MEM_85D  | MEM_DQS  | MEM A DQS P<5>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<5>   | 17 31       |
| MEM_A_DQS6                | MEM_85D  | MEM_DQS  | MEM A DQS P<6>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<6>   | 17 31       |
| MEM_A_DQS7                | MEM_85D  | MEM_DQS  | MEM A DQS P<7>   | 17 31       |
|                           | MEM_85D  | MEM_DQS  | MEM A DQS N<7>   | 17 31       |
| MEM_B_CLK                 | MEM_70D  | MEM_CLK  | MEM CLK P<5..3>  | 16 32       |
|                           | MEM_70D  | MEM_CLK  | MEM CLK N<5..3>  | 16 32       |
| MEM_B_CNTL                | MEM_45S  | MEM_CTRL | MEM CKE<4..3>    | 16 32 33    |
| MEM_B_CNTL                | MEM_45S  | MEM_CTRL | MEM CS L<3..2>   | 16 32 33    |
| MEM_B_CNTL                | MEM_45S  | MEM_CTRL | MEM ODT<3..2>    | 16 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B A<14..0>   | 16 17 32 33 |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B BS<2..0>   | 17 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B RAS L      | 17 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B CAS L      | 17 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B WE L       | 17 32 33    |
| MEM_B_DQ_BYTE0            | MEM_55S  | MEM_DATA | MEM B DQ<7..0>   | 17 32       |
| MEM_B_DQ_BYTE1            | MEM_55S  | MEM_DATA | MEM B DQ<15..8>  | 17 32       |
| MEM_B_DQ_BYTE2            | MEM_55S  | MEM_DATA | MEM B DQ<23..16> | 17 32       |
| MEM_B_DQ_BYTE3            | MEM_55S  | MEM_DATA | MEM B DQ<31..24> | 17 32       |
| MEM_B_DQ_BYTE4            | MEM_55S  | MEM_DATA | MEM B DQ<39..32> | 17 32       |
| MEM_B_DQ_BYTE5            | MEM_55S  | MEM_DATA | MEM B DQ<47..40> | 17 32       |
| MEM_B_DQ_BYTE6            | MEM_55S  | MEM_DATA | MEM B DQ<55..48> | 17 32       |
| MEM_B_DQ_BYTE7            | MEM_55S  | MEM_DATA | MEM B DQ<63..56> | 17 32       |
| MEM_B_DM0                 | MEM_55S  | MEM_DATA | MEM B DM<0>      | 17 32       |
| MEM_B_DM1                 | MEM_55S  | MEM_DATA | MEM B DM<1>      | 17 32       |
| MEM_B_DM2                 | MEM_55S  | MEM_DATA | MEM B DM<2>      | 17 32       |
| MEM_B_DM3                 | MEM_55S  | MEM_DATA | MEM B DM<3>      | 17 32       |
| MEM_B_DM4                 | MEM_55S  | MEM_DATA | MEM B DM<4>      | 17 32       |
| MEM_B_DM5                 | MEM_55S  | MEM_DATA | MEM B DM<5>      | 17 32       |
| MEM_B_DM6                 | MEM_55S  | MEM_DATA | MEM B DM<6>      | 17 32       |
| MEM_B_DM7                 | MEM_55S  | MEM_DATA | MEM B DM<7>      | 17 32       |
| MEM_B_DQS0                | MEM_85D  | MEM_DQS  | MEM B DQS P<0>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<0>   | 17 32       |
| MEM_B_DQS1                | MEM_85D  | MEM_DQS  | MEM B DQS P<1>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<1>   | 17 32       |
| MEM_B_DQS2                | MEM_85D  | MEM_DQS  | MEM B DQS P<2>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<2>   | 17 32       |
| MEM_B_DQS3                | MEM_85D  | MEM_DQS  | MEM B DQS P<3>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<3>   | 17 32       |
| MEM_B_DQS4                | MEM_85D  | MEM_DQS  | MEM B DQS P<4>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<4>   | 17 32       |
| MEM_B_DQS5                | MEM_85D  | MEM_DQS  | MEM B DQS P<5>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<5>   | 17 32       |
| MEM_B_DQS6                | MEM_85D  | MEM_DQS  | MEM B DQS P<6>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<6>   | 17 32       |
| MEM_B_DQS7                | MEM_85D  | MEM_DQS  | MEM B DQS P<7>   | 17 32       |
|                           | MEM_85D  | MEM_DQS  | MEM B DQS N<7>   | 17 32       |

Need to support MEM\_\*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Constraints

SYNC\_MASTER=T9\_NAME      SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D      DRAWING NUMBER 051-7225      REV. 14.0.0

SCALE NONE      SHT 81      OF 88

8

7

6

5

4

3

2

1

## Disk Interface Constraints

[illegible]

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| IDE              | *     | =1.8:1_SPACING       | ?      |
| SATA             | *     | 20 MIL               | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

## HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA              | *     | =1.8:1_SPACING       | ?      |

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

## USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| USB_60S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| USB_90D           | *     | =90_OHM_DIFF          | =90_OHM_DIFF       | =90_OHM_DIFF       | =90_OHM_DIFF        | =90_OHM_DIFF         | =90_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB              | *     | 20 MIL               | ?      |
| USB_2CLK         | *     | 25 MIL               | ?      |

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

## Internal Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| SPI_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB              | *     | =3:1_SPACING         | ?      |
| SPI              | *     | =1.8:1_SPACING       | ?      |

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

| ELECTRICAL_CONSTRAINT_SET |           | NET_TYPE |                   |
|---------------------------|-----------|----------|-------------------|
|                           | PHYSICAL  | SPACING  |                   |
| IDF_PDD                   | IDF_55S   | IDF      | IDF_PDD<15...0>   |
| IDF_PDA                   | IDF_55S   | IDF      | IDF_PDA<2...0>    |
| IDF_PDCS                  | IDF_55S   | IDF      | IDF_PDCS1_L       |
| IDF_PDCS                  | IDF_55S   | IDF      | IDF_PDCS3_L       |
| IDF_CN1L                  | IDF_55S   | IDF      | IDF_PDIOW_L       |
| IDF_PD1OR_L               | IDF_55S   | IDF      | IDF_PD1OR_L       |
| IDF_CN1L                  | IDF_55S   | IDF      | IDF_PDDACK_L      |
| IDF_CN1I                  | IDF_55S   | IDF      | IDF_PDDRQ0        |
| IDF_PD1ORDY               | IDF_55S   | IDF      | IDF_PD1ORDY       |
| IDF_TRQ14                 | IDF_55S   | IDF      | IDF_TRQ14         |
| IDF_RST_I                 | IDF_55S   | IDF      | ODD_RST_5VTOL_L   |
| SATA_A_R2D                | SATA_100D | SATA     | SATA_A_R2D_C_P    |
|                           | SATA_100D | SATA     | SATA_A_R2D_C_N    |
|                           | SATA_100D | SATA     | SATA_A_R2D_P      |
|                           | SATA_100D | SATA     | SATA_A_R2D_N      |
| SATA_A_D2R                | SATA_100D | SATA     | SATA_A_D2R_P      |
|                           | SATA_100D | SATA     | SATA_A_D2R_N      |
|                           | SATA_100D | SATA     | SATA_A_D2R_C_P    |
|                           | SATA_100D | SATA     | SATA_A_D2R_C_N    |
| SATA_B_R2D                | SATA_100D | SATA     | TP_SATA_B_R2DP    |
|                           | SATA_100D | SATA     | TP_SATA_B_R2DN    |
|                           | SATA_100D | SATA     | SATA_B_R2D_P      |
|                           | SATA_100D | SATA     | SATA_B_R2D_N      |
| SATA_B_D2R                | SATA_100D | SATA     | TP_SATA_B_D2RP    |
|                           | SATA_100D | SATA     | TP_SATA_B_D2RN    |
|                           | SATA_100D | SATA     | SATA_B_D2R_C_P    |
|                           | SATA_100D | SATA     | SATA_B_D2R_C_N    |
| SATA_C_R2D                | SATA_100D | SATA     | TP_SATA_C_R2DP    |
|                           | SATA_100D | SATA     | TP_SATA_C_R2DN    |
|                           | SATA_100D | SATA     | SATA_C_R2D_P      |
|                           | SATA_100D | SATA     | SATA_C_R2D_N      |
| SATA_C_D2R                | SATA_100D | SATA     | TP_SATA_C_D2RP    |
|                           | SATA_100D | SATA     | TP_SATA_C_D2RN    |
|                           | SATA_100D | SATA     | SATA_C_D2R_C_P    |
|                           | SATA_100D | SATA     | SATA_C_D2R_C_N    |
| SATA_RB1AS                | SATA_55S  |          | SATA_RB1AS        |
| HDA_BIT_CLK               | HDA_55S   | HDA      | HDA_BIT_CLK       |
|                           | HDA_55S   | HDA      | HDA_BIT_CLK_R     |
| HDA_SYNC                  | HDA_55S   | HDA      | HDA_SYNC          |
|                           | HDA_55S   | HDA      | HDA_SYNC_R        |
| HDA_RST_I                 | HDA_55S   | HDA      | HDA_RST_L         |
|                           | HDA_55S   | HDA      | HDA_RST_L_R       |
| HDA_SDIN0                 | HDA_55S   | HDA      | HDA_SDIN0         |
|                           | HDA_55S   | HDA      | HDA_SDIN_CODEC    |
| HDA_SDOUT                 | HDA_55S   | HDA      | HDA_SDOUT         |
|                           | HDA_55S   | HDA      | HDA_SDOUT_R       |
| USB_EXT_A                 | USB_90D   | USB      | USB_EXT_A_P       |
|                           | USB_90D   | USB      | USB_EXT_A_N       |
|                           | USB_90D   | USB      | USB_EXT_A_MUXED_P |
|                           | USB_90D   | USB      | USB_EXT_A_MUXED_N |
| USB_MINI_T                | USB_90D   | USB      | USB_MINI_P        |
|                           | USB_90D   | USB      | USB_MINI_N        |
| USB_EXT_D                 | USB_90D   | USB      | USB_WWAN_P        |
|                           | USB_90D   | USB      | USB_WWAN_N        |
| USB_CAMERA                | USB_90D   | USB      | USB_CAMERA_P      |
|                           | USB_90D   | USB      | USB_CAMERA_N      |
| USB_BT                    | USB_90D   | USB      | USB_BT_P          |
|                           | USB_90D   | USB      | USB_BT_N          |
| USB_TPAD                  | USB_90D   | USB      | USB_TPAD_P        |
|                           | USB_90D   | USB      | USB_TPAD_N        |
| USB_TR                    | USB_90D   | USB      | USB_IR_P          |
|                           | USB_90D   | USB      | USB_IR_N          |
| USB_EXT_B                 | USB_90D   | USB      | USB_EXTB_P        |
|                           | USB_90D   | USB      | USB_EXTB_N        |
| USB_EXCARD                | USB_90D   | USB      | USB_EXCARD_P      |
|                           | USB_90D   | USB      | USB_EXCARD_N      |
| USB_EXTC                  | USB_90D   | USB      | TP_USB_EXTCP      |
|                           | USB_90D   | USB      | TP_USB_EXTCN      |
| USB_RB1AS                 | USB_60S   |          | USB_RB1AS         |
| SMB_SB_SCL                | SMB_55S   | SMB      | SMBUS_SB_SCL      |
| SMB_SB_SDA                | SMB_55S   | SMB      | SMBUS_SB_SDA      |
| SMB_SB_ME_SCL             | SMB_55S   | SMB      | SMBUS_SB_ME_SCL   |
| SMB_SB_ME_SDA             | SMB_55S   | SMB      | SMBUS_SB_ME_SDA   |
| SPI_SCLK                  | SPI_55S   | SPI      | SPI_SCLK_R        |
|                           | SPI_55S   | SPI      | SPI_SCLK          |
|                           | SPI_55S   | SPI      | SPI_A_SCLK_R      |
|                           | SPI_55S   | SPI      | SPI_B_SCLK_R      |
| SPI_SI                    | SPI_55S   | SPI      | SPI_SI_R          |
|                           | SPI_55S   | SPI      | SPI_SI            |
|                           | SPI_55S   | SPI      | SPI_A_SI_R        |
|                           | SPI_55S   | SPI      | SPI_B_SI_R        |
| SPI_SO                    | SPI_55S   | SPI      | SPI_SO            |
|                           | SPI_55S   | SPI      | SPI_A_SO_R        |
|                           | SPI_55S   | SPI      | SPI_B_SO          |
|                           | SPI_55S   | SPI      | SPI_B_SO_R        |
| SPI_CE_I0                 | SPI_55S   | SPI      | SPI_CE_R_L<0>     |
|                           | SPI_55S   | SPI      | SPI_CE_L<0>       |
| SPI_CE_I1                 | SPI_55S   | SPI      | SPI_CE_R_L<1>     |
|                           | SPI_55S   | SPI      | SPI_CE_L<1>       |

## SB Constraints (1 of 2)

|                     |                      |
|---------------------|----------------------|
| SYNC_MASTER=T9_NOME | SYNC_DATE=01/17/2007 |
|---------------------|----------------------|

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                      |                                   |                       |
|----------------------|-----------------------------------|-----------------------|
| SIZE<br><b>D</b>     | DRAWING NUMBER<br><b>051-7225</b> | REV.<br><b>14.0.0</b> |
| SCALE<br><b>NONE</b> | SHT<br><b>82</b>                  | OF<br><b>88</b>       |



APPLE COMPUTER INC.

8

7

6

5

4

3

2

1

PCI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI              | *     | =2:1_SPACING         | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLINK_55S         | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| CLINK_12MIL       | *     | =STANDARD             | 12 MILS            | 5 MILS             | 300 MILS            | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLINK            | *     | =1.8:1_SPACING       | ?      |
| CLINK_VREF       | *     | 12 MILS              | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| ENET_100D         | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_MDI         | *     | 25 MILS              | ?      |

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

SB Constraints (2 of 2)

SYNC\_MASTER=T9\_NAME    SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE    SHT: 83    OF: 88

SIZE: D

DRAWING NUMBER: 051-7225

REV.: 14.0.0

8

7

6

5


4

3

2

1





## GDDR3 Frame Buffer Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| GDDR3_40R50SE     | *     | =50_OHM_SE            | =40_OHM_SE         | =50_OHM_SE         | 12.7 MM             | =STANDARD            | =STANDARD         |
| GDDR3_50SE        | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |
| GDDR3_80D         | *     | =80_OHM_DIFF          | =80_OHM_DIFF       | =80_OHM_DIFF       | =80_OHM_DIFF        | =80_OHM_DIFF         | =80_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GDDR3_CLK        | *     | =2.5:1_SPACING       | ?      |
| GDDR3_CMD        | *     | =2.5:1_SPACING       | ?      |
| GDDR3_DATA       | *     | =2.5:1_SPACING       | ?      |
| GDDR3_DQS        | *     | =2.5:1_SPACING       | ?      |

## Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TMDS_100D         | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |
| VGA_50S           | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |
| VGA_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TMDS             | *     | 20 MIL               | ?      |
| VGA              | *     | 20 MIL               | ?      |
| VGA_SYNC         | *     | 20 MIL               | ?      |

## GDDR3 FB A/B Net Properties

| ELECTRICAL_CONSTRAINT_SET |               | NET_TYPE      |            |                  |
|---------------------------|---------------|---------------|------------|------------------|
|                           |               | PHYSICAL      | SPACING    |                  |
|                           | FR_A_CLK_P    | GDDR3_80D     | GDDR3_CLK  | FB A CLK P<0>    |
|                           |               | GDDR3_80D     | GDDR3_CLK  | FB A CLK_N<0>    |
|                           | FB_B_CLK_P    | GDDR3_80D     | GDDR3_CLK  | FB A CLK_P<1>    |
|                           |               | GDDR3_80D     | GDDR3_CLK  | FB A CLK_N<1>    |
|                           | FR_AB_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB A MA<1...0>   |
|                           | FB_AB_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB A MA<11...6>  |
|                           | FR_AB_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB A BA<2...0>   |
|                           | FB_AB_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB A RAS_L       |
|                           | FR_AB_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB A CAS_L       |
|                           | FB_AB_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB A WE_L        |
|                           | FR_AB_CMD_PD  | GDDR3_40R50SE | GDDR3_CMD  | FB A CKE         |
|                           | FB_AB_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB A CS0_L       |
|                           | FR_AB_CMD_PD  | GDDR3_40R50SE | GDDR3_CMD  | FB A DRAM_RST    |
|                           | FR_A_CMD      | GDDR3_50SE    | GDDR3_CMD  | FB A LMA<5...2>  |
|                           | FB_B_CMD      | GDDR3_50SE    | GDDR3_CMD  | FB A UMA<5...2>  |
|                           | FR_A_WDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<0>     |
|                           | FB_A_WDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<1>     |
|                           | FR_A_WDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<2>     |
|                           | FB_A_WDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<3>     |
|                           | FR_A_RDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<0>     |
|                           | FB_A_RDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<1>     |
|                           | FR_A_RDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<2>     |
|                           | FB_A_RDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<3>     |
|                           | FR_A_DQ_BYTE0 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<7...0>   |
|                           | FB_A_DQ_BYTE1 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<15...8>  |
|                           | FR_A_DQ_BYTE2 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<23...16> |
|                           | FB_A_DQ_BYTE3 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<31...24> |
|                           | FB_A_DQM0     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<0>    |
|                           | FR_A_DQM1     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<1>    |
|                           | FB_A_DQM2     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<2>    |
|                           | FR_A_DQM3     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<3>    |
|                           | FB_B_WDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<4>     |
|                           | FR_B_WDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<5>     |
|                           | FB_B_WDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<6>     |
|                           | FR_B_WDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB A WDQS<7>     |
|                           | FB_B_RDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<4>     |
|                           | FR_B_RDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<5>     |
|                           | FB_B_RDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<6>     |
|                           | FR_B_RDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB A RDQS<7>     |
|                           | FB_B_DQ_BYTE0 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<39...32> |
|                           | FR_B_DQ_BYTE1 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<47...40> |
|                           | FB_B_DQ_BYTE2 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<55...48> |
|                           | FR_B_DQ_BYTE3 | GDDR3_50SE    | GDDR3_DATA | FB A DQ<63...56> |
|                           | FB_B_DQM0     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<4>    |
|                           | FR_B_DQM1     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<5>    |
|                           | FB_B_DQM2     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<6>    |
|                           | FR_B_DQM3     | GDDR3_50SE    | GDDR3_DATA | FB A DQM_L<7>    |

## GDDR3 FB C/D Net Properties

| ELECTRICAL_CONSTRAINT_SET |               | NET_TYPE      |            |                 |
|---------------------------|---------------|---------------|------------|-----------------|
|                           |               | PHYSICAL      | SPACING    |                 |
|                           | FB_C_CLK_P    | GDDR3_80D     | GDDR3_CLK  | FB B CLK P<0>   |
|                           |               | GDDR3_80D     | GDDR3_CLK  | FB B CLK N<0>   |
|                           | FB_D_CLK_P    | GDDR3_80D     | GDDR3_CLK  | FB B CLK P<1>   |
|                           |               | GDDR3_80D     | GDDR3_CLK  | FB B CLK N<1>   |
|                           | FB_CD_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB B MA<1..0>   |
|                           | FB_CD_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB B MA<11..6>  |
|                           | FB_CD_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB B BA<2..0>   |
|                           | FB_CD_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB B RAS_L      |
|                           | FB_CD_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB B CAS_L      |
|                           | FB_CD_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB B WE_L       |
|                           | FB_CD_CMD_PD  | GDDR3_40R50SE | GDDR3_CMD  | FB B CKE        |
|                           | FB_CD_CMD     | GDDR3_40R50SE | GDDR3_CMD  | FB B CS0_L      |
|                           | FB_CD_CMD_PD  | GDDR3_40R50SE | GDDR3_CMD  | FB B DRAM_RST   |
|                           | FB_C_CMD      | GDDR3_50SE    | GDDR3_CMD  | FB B LMA<5..2>  |
|                           | FB_D_CMD      | GDDR3_50SE    | GDDR3_CMD  | FB B UMA<5..2>  |
|                           | FB_C_WDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<0>    |
|                           | FB_C_WDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<1>    |
|                           | FB_C_WDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<2>    |
|                           | FB_C_WDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<3>    |
|                           | FB_C_RDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<0>    |
|                           | FB_C_RDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<1>    |
|                           | FB_C_RDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<2>    |
|                           | FB_C_RDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<3>    |
|                           | FB_C_DQ_BYTE0 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<7..0>   |
|                           | FB_C_DQ_BYTE1 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<15..8>  |
|                           | FB_C_DQ_BYTE2 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<23..16> |
|                           | FB_C_DQ_BYTE3 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<31..24> |
|                           | FB_C_DQM0     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<0>   |
|                           | FB_C_DQM1     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<1>   |
|                           | FB_C_DQM2     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<2>   |
|                           | FB_C_DQM3     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<3>   |
|                           | FB_D_WDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<4>    |
|                           | FB_D_WDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<5>    |
|                           | FB_D_WDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<6>    |
|                           | FB_D_WDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB B WDQS<7>    |
|                           | FB_D_RDQS0    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<4>    |
|                           | FB_D_RDQS1    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<5>    |
|                           | FB_D_RDQS2    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<6>    |
|                           | FB_D_RDQS3    | GDDR3_50SE    | GDDR3_DQS  | FB B RDQS<7>    |
|                           | FB_D_DQ_BYTE0 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<39..32> |
|                           | FB_D_DQ_BYTE1 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<47..40> |
|                           | FB_D_DQ_BYTE2 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<55..48> |
|                           | FB_D_DQ_BYTE3 | GDDR3_50SE    | GDDR3_DATA | FB B DQ<63..56> |
|                           | FB_D_DQM0     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<4>   |
|                           | FB_D_DQM1     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<5>   |
|                           | FB_D_DQM2     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<6>   |
|                           | FB_D_DQM3     | GDDR3_50SE    | GDDR3_DATA | FB B DQM_L<7>   |

## G84M Net Properties

| ELECTRICAL CONSTRAINT_SET |                | NET_TYPE     |          |                              |
|---------------------------|----------------|--------------|----------|------------------------------|
|                           |                | PHYSICAL     | SPACING  |                              |
|                           | (CK505_D0T96)  | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M 30                |
|                           |                | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M_GATED 30 71 72    |
|                           | CK505_CLK27MSS | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M_SS 30             |
|                           |                | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M_SS_GATED 30 71 72 |
|                           |                | LVDS_100D    | LVDS     | LVDS L CLK P 73 77           |
|                           |                | LVDS_100D    | LVDS     | LVDS L CLK N 73 77           |
|                           |                | LVDS_100D    | LVDS     | LVDS L DATA P<3..0> 7 73 77  |
|                           |                | LVDS_100D    | LVDS     | LVDS L DATA N<3..0> 7 73 77  |
|                           |                | LVDS_100D    | LVDS     | LVDS U CLK P 73 77           |
|                           |                | LVDS_100D    | LVDS     | LVDS U CLK N 73 77           |
|                           |                | LVDS_100D    | LVDS     | LVDS U DATA P<3..0> 73 77    |
|                           |                | LVDS_100D    | LVDS     | LVDS U DATA N<3..0> 73 77    |
|                           | TMDS_CLK       | TMDS_100D    | TMDS     | TMDS_CLK_P 73 76             |
|                           | TMDS_CLK       | TMDS_100D    | TMDS     | TMDS_CLK_N 73 76             |
|                           | TMDS_DATA      | TMDS_100D    | TMDS     | TMDS_DATA_P<5..0> 73 76      |
|                           | TMDS_DATA      | TMDS_100D    | TMDS     | TMDS_DATA_N<5..0> 73 76      |
|                           | VGA_R_TV_C     | VGA_50S      | VGA      | GPU_TV_C_VGA_R 72 76         |
|                           | VGA_G_TV_Y     | VGA_50S      | VGA      | GPU_TV_Y_VGA_G 72 76         |
|                           | VGA_B_TV_COMP  | VGA_50S      | VGA      | GPU_TV_COMP_VGA_B 72 76      |
|                           |                | VGA_50S      | VGA      | GPU_VGA_R 72 73              |
|                           |                | VGA_50S      | VGA      | GPU_VGA_G 72 73              |
|                           |                | VGA_50S      | VGA      | GPU_VGA_B 72 73              |
|                           |                | VGA_50S      | VGA      | GPU_TV_C 72 73               |
|                           |                | VGA_50S      | VGA      | GPU_TV_Y 72 73               |
|                           |                | VGA_50S      | VGA      | GPU_TV_COMP 72 73            |
|                           | VGA_SYNC       | VGA_55S      | VGA_SYNC | GPU_VGA_HSYNC 73 76          |
|                           | VGA_SYNC       | VGA_55S      | VGA_SYNC | GPU_VGA_VSYNC 73 76          |

## GPU (G84M) Constraints

|                      |                    |
|----------------------|--------------------|
| SYNC_MASTER=(MASTER) | SYNC_DATE=(MASTER) |
|----------------------|--------------------|

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|      |                |
|------|----------------|
| SIZE | DRAWING NUMBER |
|------|----------------|

|      |                |
|------|----------------|
| SIZE | DRAWING NUMBER |
| D    | 051-7225       |



APPLE COMPUTER INC.

| SIZE |
|------|
|------|

D

G NUMBER

051-7225

|      |  |
|------|--|
| REV. |  |
|------|--|

14.0.0

|       |  |
|-------|--|
| SCALE |  |
|-------|--|

NONE

|     |    |
|-----|----|
| SHT | 86 |
|-----|----|

86

|    |    |
|----|----|
| DF | 22 |
|----|----|

88



