

PCB STACK UP

8L

UT7 BLOCK DIAGRAM

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : SVCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : SGND1
LAYER 8 : BOT

Cable Docking

VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr

PAGE 38

SYSTEM CHARGER ISL6251AHAZ-
PAGE 39


SYSTEM POWER ISL6237IRZ-T
PAGE 40

DDR II SMDDR_VTERM
1.8V/1.8VSUS(TPS51116REGR)
PAGE 44

VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 44


VGACORE(1.025V)Oz8118
PAGE 43


CPU CORE ISL6266A
PAGE 42



PROJECT : UT7
Quanta Computer Inc.

Size Custom Document Number Block Diagram Rev E3A
Date: Friday, July 18, 2008 Sheet 1 of 46





NI for
Quad
Core



For QC CPU



[4] H_THERMDA2  R30
[4] H_THERMDC2  R31


For QC CPU

MODEL	UT7 Quad Core	UT6 Dual Core
R696	*0_4	0_4

Populate ITP700Flex for bringup







```

MCH_CFG_5  DMIX2 selection
Low = DMIX2
High = DMIX4 (Default)

MCH_CFG_16  FSB Dynamic ODT
Low = Dynamic ODT disabled
High = Dynamic ODT enabled (default)

MCH_CFG_9   PCI Express Graphic Lane
Low = Reverse Lane
High = Normal operation(Default)

MCH_CFG_19  DIMM Lane Reversal
Low = Normal operation (Default)
High = Reverse Lanes

MCH_CFG_6   ITPM Host Interface
Low = The ITPM Host Interface is enabled
High = The ITPM Host Interface is disabled

```

MCH_CFG_7 Intel(R) Management Engine Crypto
Low: Intel(R) Management Engine Crypto
TLS cipher suite with no confidentiality
High: Intel(R) Management Engine Crypto
TLS cipher suite with no confidentiality (Default)
MCH_CFG_10 PCIe Lookback Enable
Low = Enabled3
High: Disabled (Default)
MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating





MCH_CFG_13	MCH_CFG_12	Configuration
0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe
 Low = Only digital display port (SDVO/DP/iHDMI) or PCIe is operational (default)
 High = Digital display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port


```

MCH_CFG2:0
000 = FSB1066
010 = FSB800
011 = FSB667
Others = Reserved

```



[10] M_A_DQ[63:0]



CANTIGA_PM

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2
SA_RAS#
SA_CAS#
SA_WE#

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14


BD21 M A BS0 [10,11]
BG18 M A BS#1 [10,11]
AT25 M A BS#2 [10,11]
BB20 M A RAS# [10,11]
BD20 M A CAS# [10,11]
AY20 M A WE# [10,11]

AM37 M A DM0
AT41 M A DM1
AY41 M A DM2
AU39 M A DM3
BB12 M A DM4
AY6 M A DM5
AT7 M A DM6
AJ5 M A DM7

AJ44 M A DQS0
AT44 M A DQS1
BA43 M A DQS2
BC37 M A DQS3
AW12 M A DQS4
BC8 M A DQS5
AU8 M A DQS6
AM7 M A DQS7
AJ43 M A DQS#0
AT43 M A DQS#1
BA44 M A DQS#2
BD37 M A DQS#3
AY12 M A DQS#4
BD8 M A DQS#5
AU9 M A DQS#6
AM8 M A DQS#7

BA21 M A A0
BC24 M A A1
BG24 M A A2
BH24 M A A3
BG25 M A A4
BA24 M A A5
BD24 M A A6
BG27 M A A7
BF25 M A A8
AW24 M A A9
BC21 M A A10
BG26 M A A11
BH26 M A A12
BH17 M A A13
AY25 M A A14

[10] M_B_DQ[63:0]



CANTIGA_PM

DDR SYSTEM MEMORY B

SB_BS_0
SB_BS_1
SB_BS_2
SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

BC16 M B BS0 [10,11]
BB17 M B BS#1 [10,11]
BB33 M B BS#2 [10,11]
AU17 M B RAS# [10,11]
BG16 M B CAS# [10,11]
BF14 M B WE# [10,11]

AM47 M B DM0
AY47 M B DM1
BD40 M B DM2
BF35 M B DM3
BG11 M B DM4
BA3 M B DM5
AP1 M B DM6
AK2 M B DM7


AL47 M B DQS0
AV48 M B DQS1
BG41 M B DQS2
BG37 M B DQS3
BH8 M B DQS4
BB2 M B DQS5
AU1 M B DQS6
AN6 M B DQS7
AL48 M B DQS#0
AV47 M B DQS#1
BH41 M B DQS#2
BH37 M B DQS#3
BG9 M B DQS#4
BC2 M B DQS#5
AT2 M B DQS#6
AN5 M B DQS#7

AV17 M B A0
BA25 M B A1
BC25 M B A2
AU25 M B A3
AW25 M B A4
BB28 M B A5
AU28 M B A6
AW28 M B A7
AT33 M B A8
BD33 M B A9
BB16 M B A10
AW33 M B A11
AY33 M B A12
BH15 M B A13
AU33 M B A14









PROJECT : UT7
Quanta Computer Inc.

Size Custom	Document Number Cantiga DDR2 3/5	Rev E3A
Date: Friday, July 18, 2008	Sheet 7 of 46	




PROJECT : UT7
Quanta Computer Inc.

Size Custom	Document Number Caniga Power 5/5	Rev E3A
Date: Friday, July 18, 2008	Sheet 9 of 46	






DDRII DUAL CHANNEL A,B.

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM

DDRII B CHANNEL








M_B_A[14..0] M_B_A[14..0] [7..10]
M_A_A[14..0] M_A_A[14..0] [7..10]



PROJECT : QT6
Quanta Computer Inc.

Size Custom	Document Number NV9X (PCIE I/F) 1/5	Rev E3A
Date: Friday, July 18, 2008	Sheet 12 of 46	





NB9P-GS (G96) Straps NB9M-GE (G98) Straps GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL

SEE Datasheet for details on G9x Straps!

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]

1000
0010
XXXX
XXXX
0001
1111

PCI_DEVID: STRAP2


NB9M-GE 0x06E 8 1000 default
NB9M-GS 0x06E 9 1001
NB9P-GE2 0x064 8 1000
NB9P-GS 0x064 9 1001 default

CS33572FB13 RES CHIP 35.7K 1/16W +-1% (0402)



NB9X VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION	Vendor
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
0110	DDR2 32Mx16x8, 128bit, 512MB	Qimonda
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0100	DDR2 32Mx16x8, 128bit, 512MB	Nanya/Elpida
0000	DDR2 64Mx16x8, 128bit, 1GB	Hynix
0001	DDR2 64Mx16x8, 128bit, 1GB	Samsung
0010	DDR2 64Mx16x8, 128bit, 1GB	Qimonda

Delete VGA thermal circuit





NVVDD Decoupling




Follow Design Guide DG-03276-001 4.7uFx3
and 0.47x10 uF instead of 0.1uF x10


NB9M: VGACORE +0.90V (Normal) , +1.09V

power up sequence







H5PS5162FFR-25C
 AKD5FG-TW03
 IC SDRAM(84P) H5PS5162FFR-25C(FBGA)




H5PS5162FFR-25C
 AKD5FG-TW03
 IC SDRAM(84P) H5PS5162FFR-25C(FBGA)





H5PS5162FFR-25C
 AKD5FG-TW03
 IC SDRAM(84P) H5PS5162FFR-25C(FBGA)



H5PS5162FFR-25C
 AKD5FG-TW03
 IC SDRAM(84P) H5PS5162FFR-25C(FBGA)



(By pass capacitor)



For DB:
 NB9P : AKD59G-T502(Samsung,32M*16)
 NB9M : AKD5FG-TW31(Hynix,32M*16)
 AKD5FG-T*03(Qimonda 32M*16)


256Mb : AKD5JGAT*05
 512Mb : AKD59G-T*01




PROJECT : UT7
 Quanta Computer Inc.

Size Custom	Document Number NV9X VRAM-1(GDDR2 BGA84)	Rev E3A
Date: Friday, July 18, 2008	Sheet 17 of 46	

[13,14,17,26,44] +1.8V



CS14752FB11 RES CHIP 475 1/16W +-1%(0402)




- 3 AKD5FG-T501 IC SDRAM(84P) K4N51163QG-HC25(FBGA) Samsung
 2 AKD5FG-T*03 IC SDRAM(84P)HYB18T512161B2F-25(TFBGA) Qimonda
 1 AKD5FG-TW31 IC SDRAM(84P) HY5PS121621CFP-25(FBGA) Hynix




PROJECT : UT7
Quanta Computer Inc.

Size Custom	Document Number	Rev E3A
	NV9X VRAM-2(GDDR2 BGA84)	
Date: Friday, July 18, 2008	Sheet 18 of 46	



NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
 NB9M-GE:50% , R133(1K)

H5PS162FFR-25C
 AKD5FG-TW03
 IC SDRAM(84P) H5PS162FFR-25C(FBGA)





NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
 NB9M-GE: 50% ,R632 (1K)

H5PS162FFR-25C
 AKD5FG-TW03
 IC SDRAM(84P) H5PS162FFR-25C(FBGA)

VRAM Vendor


NB9M-GE 1 3

NB9P-GS 2




H5PS162FFR-25C
 AKD5FG-TW03
 IC SDRAM(84P) H5PS162FFR-25C(FBGA)


- OPTION SIGNAL FROM NB FOR UMA VGA





OPTION SIGNAL FROM Nvidia to VGA





07/14 (PV2) Change footprint for PE require.



<http://hobi-elektronika.net/>



Nvidia suggest:
Pull low 10KR for R95, R7 & R525




SI modified

Del CN7,R88,C115
Remove Logo light2






PROJECT : UT7
Quanta Computer Inc.

Size B	Document Number LCD CONN/Lid function	Rev E3A
Date: Friday, July 18, 2008		Sheet 19 of 46



For UMA HDMI function





NB5

Date: Friday, July 18, 2008 Sheet 21 of 46

SWAP PCIE PORT6 to PORT2 (Lan and New card swap) -->Rename the port name by function and port

[2,4,6,9,10,11,12,14,15,19,20,21,23,24,25,26,27,28,29,30,31,32,34,35,37,38,42,43,45] +1.5V
[23,31,37,41,42,43,45] +3VSUS
[21,23,24,34,45] +3VS5

22

MINI CARD PCI-E(WLAN)

[37] PCIE_RXN0
[37] PCIE_RXP0
[37] PCIE_TXN0
[37] PCIE_TXP0

PCIE-LAN

[32] PCIE_RXN1_LAN
[32] PCIE_RXP1_LAN
[32] PCIE_TXN1_LAN
[32] PCIE_TXP1_LAN

MINI CARD PCI-E
(ROBSAN)

07/09 (PV2) Del C761,C762, add TP98,
TP99 for no support ROBSON card.

[37] PCIE_RXN4
[37] PCIE_RXP4
[37] PCIE_TXN4
[37] PCIE_TXP4

TV CARD PCI-E

FireWire PCI-E

[26] PCIE_RXN5
[26] PCIE_RXP5
[26] PCIE_TXN5
[26] PCIE_TXP5

EXPRESS CARD (NEW CARD)

[34] PCIE_RXN6
[34] PCIE_RXP6
[34] PCIE_TXN6
[34] PCIE_TXP6

SI modified

Del GM HDCP circuit

Del U16, R297, R285, R275,
R291, R286, C476C478, R294

512K byte SPI ROM
For HDCP only
For GM HDCP

U37B
X D11
X C8
X D9
X E12
X E9
X C9
X E10
X D6
X B7
X D8
X C5
X B1
X E11
X E7
X A3
X D2
X E10
X D6
X D10
X B3
X F7
X C7
X E3
X D22
X D23
X C1
X G7
X H7
X D1
X G5
X H6
X G1
X H3

U37D
PERN1
PERP1
PETN1
PETP1
PERN2
PERP2
PETN2
PETP2
PERN3
PERP3
PETN3
PETP3
PERN4
PERP4
PETN4
PETP4
PERN5
PERP5
PETN5
PETP5
PERN6/GLAN_RXN
PERP6/GLAN_RXP
PETN6/GLAN_TXN
PETP6/GLAN_TXP
SBI_CLK_R
SBI_CLK
SBI_CS#0
SBI_CS#1#GPIO58/CLGP06
SBI_MOSI
SBI_MISO
USB_OC#0
USB_OC#1
USB_OC#2
USB_OC#3
USB_OC#4
USB_OC#5
USB_OC#6
USB_OC#7
USB_OC#8
USB_OC#9
USB_OC#10
USB_OC#11
USBRBIAS_PN
USBRBIAS
ICH9M REV1.0



PCI
REQ0#
GNT0#
REQ1#GPIO51
GNT1#GPIO51
REQ2#GPIO52
GNT2#GPIO53
REQ3#GPIO54
GNT3#GPIO55
C/BE0#
C/BE1#
C/BE2#
C/BE3#
IRDY#
PAR
PCIRST#
DEVSEL#
PERR#
PLOCK#
SERR#
STOP#
TRDY#
FRAME#
PLTRST#
PCICLK#
PME#

Interrupt I/F
PIRQA#
PIRQB#
PIRQC#
PIRQD#
PIROE#GPIO2
PIROF#GPIO3
PIROG#GPIO4
PIROH#GPIO5
H4 INTE#
K6 INTF#
C2 INTG#
G2 INT#




REQ0#
GNT0#
REQ1#
GNT1#
REQ2#
GNT2#
REQ3#
GNT3#
D8
D4
D6
A5
D3
E3
R1
C6
E4
C2
A4
E6
D7
C14
D4
B2

REQ0#
GNT0#
REQ1#
GNT1#
REQ2#
GNT2#
REQ3#
GNT3#
GNT0# [21]
GNT1# [21]
GNT2# [21]
GNT3# [21]
SERR# [35]
PLT_RST-R# [6,12,26,32,34,35,37]
PCLK_I# [2]
INT# [28]

USB Connector
E-SATA and USB Connector
FINGERPRINT
Carama USB
Docking
BLUETOOTH
NEW CARD
USB Connector
USB Connector
Mini Card WLAN
Mini Card TV



[2,4,6,9,10,11,12,14,15,19,20,21,22,24,25,26,27,28,29,30,31,32,34,35,37,38,42,43,45] +3V
 [21,22,24,34,45] +3VS5
 [31,37,41,42,43,45] +3VSUS






07/09 (PV2) Add TP95 for no support ROBSON card.

SI modified per T18, TP84, TP86

SI-2 Build


Delete R574,G2 as Bios_Rec can be cover by Bios




Board ID 0: 1-->Discrete, 0-->UMA
 Board ID 1: 1-->18.4", 0-->16.0"
 Board ID 2: 1-->MXM, 0-->non-MXM
 Board ID 3: 1-->HDX, 0-->non-HDX
 Board ID 4
 Board ID 5



PROJECT : UT7
 Quanta Computer Inc.




Delete JMB 385




	SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0	XD D0
MDIO1	SD DAT1	MS D1	XD D1
MDIO2	SD DAT2	MS D2	XD D2
MDIO3	SD DAT3	MS D3	XD D3
MDIO4	SD CMD	MS BS	XD WE#
MDIO5	SD CLK	MS SCLK	XD CE#
MDIO6	SD WP		XD WP#
MDIO7			XD CLE
MDIO8	SD DAT4		XD D4
MDIO9	SD DAT5		XD D5
MDIO10	SD DAT6		XD D6
MDIO11	SD DAT7		XD D7
MDIO12			XD RE#
MDIO13			XD RB#
MDIO14			XD ALE
CR1 LEDN	SD1 LED#	MS1 LED#	XD LED#
CR1 PCTLN	SD1 PCTL#	MS1 PCTL#	XD1 PCTL#
CR1 CD0	SD1 CD#		XD CV#
CR1 CD1		MS1 CD#	XD CD#

5 IN1 CARD READER XD ,MMC/SD ,MS/MSP




SI modified Footprint: "4in1-72700327123-43p-1"


7/16 (PV2) Delete net for ICT.



2ND SOURCE




SI modified Footprint: "7IN1-R015-B11-1M-42P-L"




PROJECT : UT7
Quanta Computer Inc.





SI modified
Change C635,C636 to 27P





<http://hobi-elektronika.net/>




Accelerometer Sensor






SATA_2 CONNECTOR






M/B Screw Hole



delete all PAD & change screw footprint




07/14 (PV2) Delete H16,H17 for no support ROBSON card.



<http://hobi-elektronika.net/>

LED PWR CONTROL

07/09 (PV2) Add R703,R704,R705, remove Q21,Q22,Q25,Q26, R391,R393, C627,C639 for HP LED SPEC change.





PROJECT : UT7
Quanta Computer Inc.

Size Custom	Document Number LED & 2nd HDD & Hole	Rev E3A
Date: Friday, July 18, 2008	Sheet 30 of 46	



30

BLUETOOTH




USBX1 and E-SATA


31





USB CAMERA /DIGITAL MIC CONNECT



USB fingerprint CON





1. ESD GND
2. SYSTEM GND
3. USB-
4. USB+
5. USB PWR(+3V)






PROJECT : UT7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BT/WC/FT/TS/ESATA/USB	E3A
Date: Friday, July 18, 2008	Sheet 31 of 46	




```
if ISOLATED pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
( excluding
PCIE_WAKE# pin )
```



[illegible]



SATA CD-ROM









SATA_1 CONNECTOR



NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)







1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

SI modified Change CN6 to BL123-06R-6P-L-QT6-A


POWER BOTTOM CONNECT

SI modified For EMI





CAP SW CONNECT

Change CN3 to BL123-09R-9P-L-QT6-A







1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP_INT
5. GND
6. NUM LOCK LED
7. +5V_LED
8. ESB_CLK
9. ESB_DAT

07/14 (PV2) Delete L69,L70,C922,C923 for EMI solution.



KEYBOARD PULL-UP





07/09 (PV2) Add Q38, Q39, R706, R707, C947 for HP LED SPEC change.

<http://hobi-elektronika.net/>

Mini PCI-E Card 1 WLAN


Delete R110,R78
+3V must have a 120mil plane
Each pin 25mil




Mini PCI-E Card 2 ROBSON



07/09 (PV2) Delete for no support ROBSON card.

Mini PCI-E Card 3 TV Tuner








07/14 (PV2) Change footprint for PE require.




SI-2 Modified

Change to RB500 as current loss




QT6 Modified-0117

CPU FAN





QT6 modified-0117



<http://hobi-elektronika.net/>


2ND FAN


07/09 (PV2) Add for 2ND FAN function.



PROJECT : UT7
Quanta Computer Inc.


Size	Document Number	Rev
Custom	CABLE DOCKING/FAN	E3A
Date:	Friday, July 18, 2008	Sheet 38 of 46





PROJECT : UT7
Quanta Computer Inc.

Size Custom	Document Number CPU Core (ISL6266A)	Rev 3A
Date: Friday, July 18, 2008	Sheet 42	of 46




http://hobi-elektronika.net/
 http://hobi-elektronika.net/
 http://hobi-elektronika.net/
 http://hobi-elektronika.net/
 http://hobi-elektronika.net/
 http://hobi-elektronika.net/



PROJECT : UT7
Quanta Computer Inc.


Size	Document Number	Rev
B	VGA CORE OZ8118	3A

Date: Friday, July 18, 2008 Sheet 43 of 46




1.8 Volt +/- 5%
Countinue current:6A
Peak current:14A
OCp minimum 17A

<http://hobi-elektronika.net/>
<http://hobi-elektronika.net/>
<http://hobi-elektronika.net/>
<http://hobi-elektronika.net/>
<http://hobi-elektronika.net/>
<http://hobi-elektronika.net/>



1.1 Volt +/- 5%
Countinue current:2.62A
Peak current:3A



(4A)
[13,14,17,18,26]


$$VO = (0.8 (R1+R2) / R2)$$

$$R2 < 120Kohm$$



PROJECT : UT7
Quanta Computer Inc.

Size	Document Number	Rev
B	1.8V/DDR_VTER/+1.8v/+1.1V	3A
Date: Friday, July 18, 2008	Sheet 44 of 46	



PROJECT : UT7
Quanta Computer Inc.

Size	Document Number	Rev
B	DISCHARGE/3VS5/5VS5/LAN	3A
Date: Friday, July 18, 2008	Sheet 45 of 46	

	Voltage level	AC MODE				DC MODE			
		S0	S3	S4	S5	S0	S3	S4	S5
+3VPCU	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VPCU	5V +/- 5%	V	V	V	V	V	V	V	V
+3VRTC	3.3V +/- 5%	V	V	V	V	V	V	V	V
+3VS5	3.3V +/- 5%	V	V	V	V	V	V		
+5VS5	5V +/- 5%	V	V	V	V	V	V		
+3VSUS	3.3V +/- 5%	V	V			V	V		
+5VSUS	5V +/- 5%	V	V			V	V		
+1.8VSUS	1.8V +/- 5%	V	V			V	V		
+0.9VSMVTT	0.9V +/- 5%	V	V			V	V		
+1.5V	1.5V +/- 5%	V				V			
+1.05V	1.05V +/- 5%	V				V			
+VCORE	0.9~1.15V	V				V			
+VGA_CORE	0.9~1.2V	V				V			
+VGA1.1V	1.1V +/- 5%	V				V			
+1.8V	1.8V +/- 5%	V				V			
+3VLAVCC	3.3V +/- 5%	V				V			



PROJECT : UT7
Quanta Computer Inc.

Size
Custom

Document Number
Voltage

Rev
E3A

Date: Friday, July 18, 2008

Sheet 46 of 46