


PRELIMINARY

GUAM S1G4 SCHEMATIC DESIGN




<http://pc-120.taobao.com/>

TABLE OF CONTENTS


BITLAND		Bitland Information Techonogy Co.,Ltd. Notebook R&D Division	
TABLE OF CONTENTS			
Title	Document Number		Rev
Size Custom	BM5016		1.0
Date:	Thursday, August 05, 2010	Sheet	2 of 54


<http://pc-120.taobao.com/>

EXTERNAL CLOCK MODE



INTERNAL CLOCK MODE



[illegible]

Thermal Systems
(Emergency Shutdown, Throttling, Fan Control)

Thermal disaster prevention is implemented by PROCHOT_L and THERMTRIP_L with hardware non-system dependant functions. Fan speed control will only be implemented by SB TSI software based implementation

SMBus Block Diagram

Power State / Voltage Rail Activity Summary

Global System State	Sleep State	Processor Power State	Description	RTC	ALW	DUAL	SUS	RUN
G0	S0	C0	Running	ON	ON	ON	ON	ON
G0	S0	C0	Running	P-state transitions under OS control	ON	ON	ON	ON
G0	S0	C1	Halt	ON	ON	ON	ON	ON
G0	S0	C2	Stop grant, caches snooperable	ON	ON	ON	ON	ON
G0	S0	C3	TBD	ON	ON	ON	ON	ON
G0	S0	c4	TBD	ON	ON	ON	ON	ON
G1	S1	OFF	Powered on suspend	ON	ON	ON	ON	ON
G1	S3	OFF	Suspend to RAM	ON	ON	ON	ON	OFF
G2	S4	OFF	Suspend to disk ON	ON	ON	ON	OFF	OFF
G2	S5	OFF	Soft-off	ON	ON	ON	OFF	OFF
G2/G3	S5 LOW	OFF	Battery IN	ON	ON	OFF	OFF	OFF
G3	OFF	OFF	Mechanical off	ON	OFF	OFF	OFF	OFF

Group Name Description

INT: Stuff when use internal clock generator
EXT: Stuff when use external clock generator
DNI/NC: DO NOT INSTALL
KBC: Stuff when use external KBC
IMC: Stuff when use internal EC
A11: Resistors marked with "A11" is only for SB800A11 ONLY.

BITLAND Bitland Information Technology Co., Ltd.
Notebook R&D Division

Title: MISCELLANEOUS TABLES
Size Custom Document Number: BM5016 Rev 1.0
Date: Thursday, August 05, 2010 Sheet 6 of 54

5321

Thermal Systems (Emergency Shutdown, Throttling, Fan Control)

Thermal disaster prevention is implemented by PROCHOT_L and THERMTRIP_L with hardware non-system dependant functions. Fan speed control will only be implemented by SB TSI software based implementation

CD

SMBus Block Diagram

BA

Power State / Voltage Rail Activity Summary

Global System State	Sleep State	Processor Power State	Description	RTC	ALW	DUAL	SUS	RUN
G0	S0	C0	Running	ON	ON	ON	ON	ON
G0	S0	C0	Running	P-state transitions under OS control	ON	ON	ON	ON
G0	S0	C1	Halt	ON	ON	ON	ON	ON
G0	S0	C2	Stop grant, caches snooperable	ON	ON	ON	ON	ON
G0	S0	C3	TBD	ON	ON	ON	ON	ON
G0	S0	c4	TBD	ON	ON	ON	ON	ON
G1	S1	OFF	Powered on suspend	ON	ON	ON	ON	ON
G1	S3	OFF	Suspend to RAM	ON	ON	ON	ON	OFF
G2	S4	OFF	Suspend to disk ON	ON	ON	ON	OFF	OFF
G2	S5	OFF	Soft-off	ON	ON	ON	OFF	OFF
G2/G3	S5 LOW	OFF	Battery IN	ON	ON	OFF	OFF	OFF
G3		OFF	Mechanical off	ON	OFF	OFF	OFF	OFF

5321

Group Name Description

INT: Stuff when use internal clock generator
EXT: Stuff when use external clock generator
DNI/NC: DO NOT INSTALL
KBC: Stuff when use external KBC
IMC: Stuff when use internal EC
A11:Resistors marked with "A11" is only for SB800A11 ONLY.

BA

BITLAND Bitland Information Techonogy Co.,Ltd.
Notebook R&D Division

Title: MISCELLANEOUS TABLES
 Size Custom Document Number: BM5016 Rev 1.0
 Date: Thursday, August 05, 2010 Sheet 6 of 54

<http://pc-120.taobao.com/>

[illegible]

Thermal Systems
(Emergency Shutdown, Throttling, Fan Control)

Thermal disaster prevention is implemented by PROCHOT_L and THERMTRIP_L with hardware non-system dependant functions. Fan speed control will only be implemented by SB TSI software based implementation

SMBus Block Diagram

Power State / Voltage Rail Activity Summary


Global System State	Sleep State	Processor Power State	Description	RTC	ALW	DUAL	SUS	RUN
G0	S0	C0	Running	ON	ON	ON	ON	ON
G0	S0	C0	Running	P-state transitions under OS control	ON	ON	ON	ON
G0	S0	C1	Halt	ON	ON	ON	ON	ON
G0	S0	C2	Stop grant, caches snooperable	ON	ON	ON	ON	ON
G0	S0	C3	TBD	ON	ON	ON	ON	ON
G0	S0	c4	TBD	ON	ON	ON	ON	ON
G1	S1	OFF	Powered on suspend	ON	ON	ON	ON	ON
G1	S3	OFF	Suspend to RAM	ON	ON	ON	ON	OFF
G2	S4	OFF	Suspend to disk	ON	ON	ON	OFF	OFF
G2	S5	OFF	Soft-off	ON	ON	ON	OFF	OFF
G2/G3	S5 LOW	OFF	Battery IN	ON	ON	OFF	OFF	OFF
G3	OFF	OFF	Mechanical off	ON	OFF	OFF	OFF	OFF


Group Name Description

INT: Stuff when use internal clock generator
EXT: Stuff when use external clock generator
DNI/NC: DO NOT INSTALL
KBC: Stuff when use external KBC
IMC: Stuff when use internal EC
A11: Resistors marked with "A11" is only for SB800A11 ONLY.

BITLAND Bitland Information Technology Co., Ltd.
Notebook R&D Division


Title: MISCELLANEOUS TABLES
Size Custom Document Number: BM5016 Rev 1.0
Date: Thursday, August 05, 2010 Sheet 6 of 54

[illegible]



 Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title ADP IN/BATTERY CHARGER	
Size D	Document Number BM5016
Date Thursday, April 05, 2012	Rev 1.0

<http://pc-120.taobao.com/>



QFS/VFIXEN	Offset & Droop	SVI	VFIX
GND	X	0	X
+3.3V	X	0	0
+5V	X	0	X

Metal VID Codes		
SVC	SVI	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

VFIXEN VID Codes		
SVC	SVI	Output
0	0	1.4
0	1	1.3
1	0	1.0
1	1	0.8








<http://pc-120.taobao.com/>

BITLAND		Billand Information Technology Co., Ltd. Notebook R&D Division	
Title: //			
Size C	Document Number BM5016		Rev 1.0
Date: Thursday, August 05, 2010	Sheet	12	of 54

CPU_VLDT 1.1V 1.5A








DEL HTPA Soft-Touch Duo Connectors




		Bitland Information Technology Co., Ltd.	
		Notebook R&D Division	
Title	S1G4 HT I/F		
Size Custom	Document Number	BM5016	Rev 1.0
Date	Thursday, August 05, 2010	Sheet 14 of	54







<http://pc-120.taobao.com/>






<http://pc-120.taobao.com/>







LAYOUT: PLACE CLOSE TO DIMMS




MEM_VREF_SUS



LAYOUT: PLACE CLOSE TO DIMMS



<http://pc-120.taobao.com/>




DEL HTPA PROBE CONNECTOR FOR DEBUG(NB SIDE)



MXM3.0 need put the CAP on the motherboard.
Close to the MXM Slot



MXM3.0 need put the CAP on the motherboard.
Close to the MXM Slot



Keep the impedance of PCIe lane to 85ohm +/-15%
Including the A-link



All PCIe lane should route 8" max for Gen2 connector and max 12" for Gen2 on board devices
Guam has the Lasso lane over 8" due to the large board, should use shorter lasso cable for Guam.
Customer need to follow the MBDG.


DEL PCIE MIDDLE BUS PROBE FOR DEBUG

RS880M Display Port Support (muxed on GFX)




DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

24,26,31,49 A_RST# >>> R210 0R NB_RST# IN


Note:Regarding LDT_STOP# signal,It's required within 40ns skew for both assertion and de-assertion between NB and CPU.






Change B204 to Resistor 3.9R(315003R900G)



DEL
RS880M UVD DEBUG HEAD
RS880M JTAG
8BIT DEBUG HEADER



Termination resistors < 1 inch trace



PLACE R291, R292 CLOSE TO NB(R291, R292 IS FOR A11 SB800 ONLY)

PART 3 OF 6

CRT/TVOUT

PLL PWR

PM

CLOCKS

MIS.

TESTMODE

TESTMODE

TESTMODE

TESTMODE

TESTMODE

TESTMODE

TESTMODE

TESTMODE

TESTMODE

TESTMODE



TESTMODE


TESTMODE

TESTMODE

TESTMODE


DEL THERMAL SENSOR






DEL U202


DEL SDRAM DDR3





RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVD18	+1.8V	VDDLT33	NC



DEL FAN CIRCUIT

<http://pc-120.taobao.com/>

DEL WIRELESS RADIO SWIT



TEST2	TEST1	TEST0	TEST MODE	DESCRIPTION
0	0	0	None	Normal operation
0	0	1	Reserved	Reserved for ASIC de
0	1	X	Test mode	Enable Test Mode
1	X	X	Reserved	Reserved for ASIC de


| SB800 SB TEST0.SB TEST1.SB TEST2 has internal 10K PD

<http://pc-120.taobao.com/>




SATA trace should use only 1via on the trace. customers can use 2vias with GND via within 150mils of signal via as long as they can ensure that their platform meets SATA logo requirements. Return loss is expected to get affected with 2 vias. AMD platforms are validated with one via only

FOR SATA HD



FOR SATA ODD




SATA PORTS DISTRIBUTION:

- 0, - 2.5 INCH DISK DRIVER
- 1, SATA, ODD
- 2, NOT USED
- 3, NOT USED
- 4 & 5, NOT USED





PLACE SATA_CAL RES VERY CLOSE TO BALL OF U600




51 SATA_ACT# to AD11, SATA_ACT#/GPIO67

To meet SB800 SCL1.02: DNI SATA XTAL circuit's parts



R685: Normal

R666: EXT Programmer



change to SPI mode

SB800 Part 2 of 5

FLASH

SERIAL ATA

HW MONITOR

SPI ROM

FC_CLK# AH28, FC_FBCLKOUT# AG28, FC_FBCLKIN# AF28

FC_OE#/GPIO145 AF28, FC_AVD#/GPIO146 AG28, FC_WE#/GPIO148 AF27, FC_CE1#/GPIO149 AE28, FC_CE2#/GPIO150 AF28, FC_INT1#/GPIO144 AF28, FC_INT2#/GPIO147 AH27

FC_ADQ0#/GPIO128 AJ27, FC_ADQ1#/GPIO129 AJ26, FC_ADQ2#/GPIO130 AH25, FC_ADQ3#/GPIO131 AG23, FC_ADQ4#/GPIO132 AH23, FC_ADQ5#/GPIO133 AJ22, FC_ADQ6#/GPIO134 AG23, FC_ADQ7#/GPIO135 AF21, FC_ADQ8#/GPIO136 AH22, FC_ADQ9#/GPIO137 AJ23, FC_ADQ10#/GPIO138 AF23, FC_ADQ11#/GPIO139 AJ24, FC_ADQ12#/GPIO140 AJ25, FC_ADQ13#/GPIO141 AG25, FC_ADQ14#/GPIO142 AH26, FC_ADQ15#/GPIO143 AH26


FANOUT0#/GPIO52 W5, FANOUT1#/GPIO53 W6, FANOUT2#/GPIO54 Y9, FANIN0#/GPIO56 W7, FANIN1#/GPIO57 V9, FANIN2#/GPIO58 W8

TEMPIN0 B6, TEMPIN1 A8, TEMPIN2 B5, TEMPIN3 B5, TEMP_COMM C7


VIN0#/GPIO175 B4, VIN1#/GPIO176 A4, VIN2#/GPIO177 C5, VIN3#/GPIO178 A7, VIN4#/GPIO179 B7, VIN5#/GPIO180 B8, VIN6#/GPIO181 A8, VIN7#/GPIO182 A8

NC1 G27, NC2 Y2

Connect C7 and D8, then go to GND directly.




NOTE: ROUTE TEMP_COMM AS A 10MIL TRACE




		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title SB8X0-SATA/IDE/HWM/SPI			
Size Custom	Document Number BM5016		Rev 1.0
Date	Thursday, August 05, 2010	Sheet 28 of 54	

<http://pc-120.taobao.com/>





OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



DEL JTAG HEADER


REQUIRED STRAPS

	AZ_SDOUT	SMSC_CLK	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]


26 PCI_AD[27..23] <<>




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


BITLAND Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title SB8X0-STRAPS	
Size Custom	Document Number BM5016
Date: Thursday, August 05, 2010	Sheet 30 of 54

<http://pc-120.taobao.com/>



		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title PARK-XT(Core_GND)			
Size B	Document Number BM5016		Rev 1.0
Date:	Thursday, August 05, 2010	Sheet 33 of 54	







See Databook and Application note table for Voltage and Current requirements for each individual rail.

For M9X-S2/S3, DPx_VDD10 = 1.1V
For Park-S3, DPx_VDD10 = 1.0V

COMPONENTS SHOWN ARE EXAMPLES ONLY
AND NOT NECESSARILY QUALIFIED




NOTE:1: DPx_VDD18 and DPx_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx_PVDD if signal integrity for DP lanes are OK.

NOTE:2: DPA_VDD10 / DPB_VDD10 and DPE_VDD10 / DPF_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK. We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove Decoupling Capacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need atleast 500mA Bead to support join rails.


NOTE:4: Do not Install for M9X-S2/S3. INSTALL ONLY for PARK-S3. Other Notes can be apply as well.

		Bitland Information Technology Co., Ltd.	
		Notebook R&D Division	
Title Park-XT(DP Power)			
Size B	Document Number BM5016		Rev 1.0
Date:	Thursday, August 05, 2010	Sheet 35 of 54	






CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED	X
RSVD	GPIO8	VGA ENABLED	0
BIF_VGA_DIS	GPIO9		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	X
RSVD	GENERICC	AUD[1] AUD[0]	0
AUD[1]	HSYNC	0 0 No audio function	0
AUD[0]	VSNC	0 1 Audio for DisplayPort and HDMI if dongle is detected	X X
		1 0 Audio for DisplayPort only	
		1 1 Audio for both DisplayPort and HDMI	

AMD RESERVED CONFIGURATION STRAPS	
Provide pull-up pads for these straps - but do not populate. GPIOs functions on these signals must not conflict with the pin strap at Reset	
H2SYNC	GENERICC
Provide pull-up pads for these straps - but do not populate. GPIOs functions on these signals must not conflict with the pin strap at Reset	
GPIO21_BB_EN	



LVDS Interface





**MVDDQ = 1.5V FOR
DDR3 Memory**


**PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC**

For M9X-S2/S3

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R


For Park-S3

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R



DDR3 Memory Interface

MEMORY INTERFACE




Note 1 : Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.



Note 2 :For M9X-S2/S3, 38 Pin Connect to VSS through 240 ohms(0.5%) resistor.
For Park-S3, 38 Pin Connect to VSS through 150 ohms(1%) resistor for DPC_CALR

Note 3 :For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.
For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24

<http://pc-120.taobao.com/>





NOTE: 1. Add a series resistor on the ODTA0 and a pull-up resistor on the ODTA1 and a pull-up resistor on the ODTA2 and a pull-up resistor on the ODTA3.



For PARK-S3 with DDR3: Support MAA13-MAA0 Address or 128KX16 DDR3.

RANK1: 256MB/ 512MB DDR3


PARK_XT ENG=750MHZ , Mem=900MHZ DDR3




COMPONENTS SHOWN ARE EXAMPLES ONLY, AND NOT NECESSARILY QUALIFIED FOR FORMER S2755 WITH DDR3. Support MAA12-MAA0 Address or 64KX16 DDR3. MAA13 is NC

<http://pc-120.taobao.com/>


SATA HDD Conn.




To support Mobile SATA ODD
through cable




		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title		SATA HDD /ODD	
Size B	Document Number	BM5016	Rev 1.0
Date:	Thursday, August 05, 2010	Sheet 41 of 54	




CRT Connector



USB CON.









BITLAND		Bitland Information Technology Co.,Ltd. Notebook R&D Division	
Title		//	
Size	Document Number	Rev	
Custom	BM5016	1.0	
Date:	Thursday, August 05, 2010	Sheet	50 of 54

<http://pc-120.taobao.com/>





BITLAND		Bitland Information Techonogy Co.,Ltd. Notebook R&D Division	
Title		pull up resistor	
Size	Document Number		Rev
Custom	BM5016		1.0
Date:	Thursday, August 05, 2010	Sheet	52 of 54

<http://pc-120.taobao.com/>

The figure shows a large empty rectangular area, likely a drawing or data plot. The vertical axis is labeled with letters A, B, C, and D from bottom to top. The horizontal axis is labeled with numbers 1, 2, 3, 4, and 5 from right to left. A small black arrow points to the right on the vertical axis between B and C. In the bottom right corner, there is a table with the following content:

BITLAND		Bitland Information Techonogy Co.,Ltd. Notebook R&D Division	
Title		change history	
Size	Document Number	Rev	
Custom	BM5016	1.0	
Date:	Thursday, August 05, 2010	Sheet	53 of 52

