




K86/K87 POWER SYSTEM ARCHITECTURE

D

C

B


A

D

C

B

A



PAGE TITLE		PAGE TITLE	
Power Block Diagram		Power Block Diagram	
Apple Inc.		Apple Inc.	
DRAWING NUMBER		DRAWING NUMBER	
051-8561		051-8561	
REVISION		REVISION	
C.0.0		C.0.0	
BRANCH		BRANCH	
PAGE		PAGE	
3 OF 109		3 OF 109	
SHEET		SHEET	
3 OF 76		3 OF 76	

[illegible]

Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

D

D

C

C


B


B


A


A


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Revision History			
	Apple Inc.	DRAWING NUMBER	051-8561
		SIZE	D
		REVISION	C.0.0
		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		6 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		6 OF 76	




















SYNC MASTER=T27_MLB		SYNC DATE=02/16/2016	
PAGE TITLE			
MCP Memory Interface			
Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		15 OF 109	
SHEET		15 OF 76	

D

C

B


A

D

C

B


A



PE0 ports are Gen2-capable. 4 RCs: 4x, x2, x1, x1
PE1 ports are Gen1-only. 2 RCs: x1, x1


If PE0[3:0] are not used,
+VIO_PE_AVDD0 and +VIO_PE_DVDD0 can be GND

If PE0[4:5] and PE1[0:1] are not used,
+VIO_PE_AVDD1 and +VIO_PE_DVDD1 can be GND




Internal MAC Disable:
Connect RGMII_RXD<0:3> together to 10K pull-down.
Connect RGMII_RXCLK to 10K pull-down.
Connect RGMII_RXCTL to 10K pull-down.
Connect RGMII_INTR to 10K pull-down (if not used as GPIO).
+3.3V_PLL_MAC_DUAL must remain connected to 3.3V RMGT rail.
RGMII_COMP_VDD/_GND must remain connected as shown.
Connect RGMII_VREF to 10K pull-down.
Connect RGMII_MDIO to 10K pull-down.
All other pins can be left TP or NC.

SYNC MASTER=T27_MLB		SYNC DATE=02/16/2016	
PAGE TITLE		MCP SATA, USB & Ethernet	
Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	18 OF 109
		SHEET	18 OF 76




HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal.

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select


Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command. Straps not provided on this page.

NOTE: MCP89 A01 has strong (~10K) pull-downs on these pins.

MCP_SPKR:
0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)
Connects to SMC for automatic recovery.

SYNC MASTER=T27 MLB		SYNC DATE=02/16/2016	
PAGE TITLE		MCP HDA, LPC & MISC	
Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=T27 MLB

SYNC DATE=02/16/2016

MCP Power & Ground

Apple Inc.

051-8561

0

REVISION

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE

20 OF 109

SHEET

20 OF 76



DIMM CKE Clamps

CKE must be held low to keep memory in self-refresh.
Clamps enable before MCP89 MEMVDD rail switched off.
Clamps release after MCP89 MEMVDD is up and CKEs are driven by MCP89.
Clamps also discharge VTT rail via termination resistor on each CKE signal on DIMM.
Q2355/Q2356 chosen for low output capacitance.

NO STUBS on CKE signals!

SYNC MASTER=K6 MLB

SYNC DATE=02/16/2016

MCP89 Memory Rail Gating

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-8561


REVISION
C.0.0


PAGE
23 OF 109

SHEET
21 OF 76

SIZE
D









Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


SYNC_MASTER=T27_MLB		SYNC_DATE=02/16/2016	
PAGE TITLE			
MCP Graphics Support			
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 109
		SHEET	24 OF 76




RTC Crystal






MCP 25MHz Crystal




Platform Reset Connections
LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)



MCP S0 PWRGD & CPU_VLD



System Reset Circuit



PAGE TITLE		PAGE TITLE	
DRAWING NUMBER		DRAWING NUMBER	
051-8561		051-8561	
REVISION		REVISION	
C.0.0		C.0.0	
BRANCH		BRANCH	
PAGE		PAGE	
28 OF 109		28 OF 109	
SHEET		SHEET	
25 OF 76		25 OF 76	

DO NOT SYNC WITH T27. REMOVED PCIE RESET SIGNALS +CAESAR XTAL

Page Notes

Power aliases required by this page:

- =PPLVDDR_S3_MEM_A
- =PPDDRVTT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:

(NONE)

NOTE: J3100 is OMITted on this page.
Proper APN(s) required elsewhere.

DDR3 Plane Stitching Caps (Space evenly across plane split)

"Factory" (top) slot



SYNC MASTER=T27_MLB		SYNC DATE=02/16/2016	
PAGE TITLE			
DDR3 S0-DIMM Connector A			
 Apple Inc.		DRAWING NUMBER	051-8561
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	29 OF 109
		SHEET	26 OF 76

Power aliases required by this page:

- =PPLVDDR_S3_MEM_B
- =PPDDRVTT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:


- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:

(NONE)

NOTE: J3100 is OMITTED on this page.
Proper APN(s) required elsewhere.





Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN:YES - Stuffs VREF Margining Circuitry.
VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	7
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	9.24mV / step @ output

PAGE TITLE		DRAWING NUMBER		SIZE	
FSB/DDR3 Vref Margining		051-8561		D	
Apple Inc.		REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		33 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		29 OF 76	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



AIRPORT

BLUETOOTH

3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (EDP)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
101S0245	1	RES, 00HM, 5%, 1/4W, MF-LF, 1206	R3452		SENS_R:PROD

SYNC MASTER=MASTER

SYNC DATE=MASTER

X16 WIRELESS CONNECTOR

 Apple Inc.

DRAWING NUMBER
051-8561


REVISION
C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
34 OF 109


SHEET
30 OF 76

DO NOT SYNC WITH K84. CHANGED MINI_RESET_CONN_L CIRCUIT FROM SCHMITT TRIGGER TO SLG PART COPIED FROM K69. R3453 IS DIFFERENT FROM K6



RTL8211 25MHz Clock

NOTE: MCP89 CAN PROVIDE 25MHZ CLOCK, BUT CLOCK RUNS WHENEVER RMGT RAILS ARE POWERED.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



- Configuration Settings:
- PHYAD = 01 (PHY Address 00001)
 - AN[1:0] = 11 (Full auto-negotiation)
 - RXDLY = 0 (RXCLK transitions with data)
 - TXDLY = 0 (No TXCLK Delay)

DO NOT SYNC, EXTERNAL 1.05V REGULATOR OPTION

SYNC MASTER=MASTER

SYNC DATE=MASTER

Ethernet PHY (RTL8211C)

 Apple Inc.

DRAWING NUMBER
051-8561


REVISION
C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE
37 OF 109


SHEET
31 OF 76



- COPY THIS PAGE FROM K36 CSA.39

ENET_MDI_x<1> pinswapped for layout

ETHERNET CONNECTOR



Transformers should be mirrored on opposite sides of the board


D3900.1: PLACE_NEAR=T3901.6:4 MM
D3900.5: PLACE_NEAR=T3902.2:4 MM
D3901.1: PLACE_NEAR=T3902.6:4 MM
D3901.5: PLACE_NEAR=T3901.2:4 MM

ENET_B0B_SMITH_CAP
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.25MM

CRITICAL
C3910
1000PF
20V
CERH
1206

DO NOT SYNC FROM K6, WITH K84'S CONNECTOR

SYNC_MASTER=MASTER		SYNC_DATE=MASTER	
ETHERNET CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8561	D
		REVISION	C.0.0
		BRANCH	
		PAGE	39 OF 109
		SHEET	32 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
101S0245	2	RES, 00HM, 5%, 1/4W, MF-LF, 1206	R4599, R4598		SENS_R:PROD

Passive de-emphasis filter
Use 0-ohm resistors and N0STUFF caps if not using

SYNC MASTER=MASTER

SYNC DATE=MASTER

SATA Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8561

SIZE

D

REVISION

C.0.0

BRANCH

PAGE

45 OF 109

SHEET

33 OF 76

D

C

B

A

D


C

B


A

POR IS METAL USB CONNECTOR PARTS

Port Power Switch




USB PORT A (FRONT PORT)



USB PORT B (BACK PORT)

USB/SMC Debug Mux



DO NOT SYNC WITH K84. UPDATED PLACE NEAR NOTES
UPDATED SMC_DEBUG_BOMOPTION, STUFFED C4690

SYNC MASTER=(K84_MLB)		SYNC DATE=(10/03/2009)	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	
		051-8561	
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		34 OF 76	
IV ALL RIGHTS RESERVED			


A




H8S2117-R:
(SMC_PECI)
(SMC_PECI_VREF)
(SMC_PECI_VSTP)




SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit




System (Sleep) LED Circuit




R5030,R5031,R5032 CHANGED FOR DIMMER LED


SMC FSB to 3.3V Level Shifting




SMC Pull-ups




SMC Pull-downs




SMC Aliases





Unused Pins




SYNC MASTER=(T27_MLB)		SYNC DATE=(10/27/2009)	
PAGE TITLE			
SMC Support			
Apple Inc.		DRAWING NUMBER	051-8561
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		50 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		36 OF 76	
IV ALL RIGHTS RESERVED			












SYNC MASTER=T27 MLB		SYNC DATE=02/02/2016	
PAGE TITLE		Current Sensing	
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 109
		SHEET	40 OF 76

CPU PROXIMITY/HDD FLEX AREA/FINSTACK THERMAL SENSOR



MCP DIE/CPU DIE/MCP PROXIMITY THERMAL SENSOR







SYNC MASTER=T27_MLB		SYNC DATE=02/16/2016	
PAGE TITLE			
Fan Connector			
 Apple Inc.		DRAWING NUMBER	051-8561
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	42 OF 76

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



TPAD Buttons Disable




PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB

THE TPAD BUTTONS WILL BE DISABLE
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA 80UA	2.55 KOHM	0.0255 V 0.204 V	0.255E-6 W 16.32E-6 W
3V3 LDO	VDD VOUT	60MA (MAX) 60MA (MAX)	10 OHM 0.2 OHM	0.6 V 0.012 V	36E-3 W 0.72E-3 W
PSOC	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V 0.021 V	96E-6 W 294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector



SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSOC power to isolate when PSOC is not powered.




Pull-up in U5010.
SMC TPAD_RST_L


SYNC MASTER=T27 MLB		SYNC DATE=02/16/2016	
PAGE TITLE		WELLSPRING 1	
Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



IPD Flex Connector




DO NOT SYNC FROM T27. REMOVED KEYBOARD BKLIGHT CIRCUIT


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
WELLSPRING 2			
 Apple Inc.		DRAWING NUMBER	051-8561
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	58 OF 109
		SHEET	44 OF 76



Analog SMS



Desired orientation when
placed on board top-side:




Circle indicates pin 1 location when placed
in correct orientation

PLACE_NEARs:


C5923.1:PLACE_NEAR=U4900.M10:2.54MM
C5924.1:PLACE_NEAR=U4900.N9:2.54MM
C5925.1:PLACE_NEAR=U4900.K10:2.54MM


DO NOT SYNC WITH K84. REMOVED NO STUFF ON C5923,C5924,C5925. ADDED PLACE NEARS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
SMS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8561		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED		REVISION	
		C.0.0	
BRANCH		PAGE	
		59 OF 109	
		SHEET	
		45 OF 76	





PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=MASTER	
DEBUG SENSORS AND ADC					
Apple Inc.		DRAWING NUMBER		SIZE	
		051-8561		D	
		REVISION			
		C.0.0			
		BRANCH			
		PAGE		60 OF 109	
		SHEET		46 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					




[illegible][illegible][illegible]

CS4206 HP OUTPUT ZOBEL NETWORK



MAX9724 GAIN/FILTER COMPONENTS

AV_PB = -1V/V, FC_LPF = 35.2KHZ




SYNC MASTER=AUDIO		SYNC DATE=02/16/2010	
PAGE TITLE		AUDIO: HEADPHONE FILTER	
DRAWING NUMBER		051-8561	SIZE D
REVISION		C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 65 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 50 OF 76	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATELLITE 796Hz < HPF FC < 936Hz
SUB 80 Hz < HPF FC < 94 Hz
GAIN 6DB (2V/V)
SPRK AMP. INPUT REFERRED CLIP POINT = --6dBFS


ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

51 8 =PP5V_S3_AUDIO_AMP




ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

51 8 =PP5V_S3_AUDIO_AMP




51 8 =PP5V_S3_AUDIO_AMP

ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM




SYNC MASTER=AUDIO SYNC DATE=02/16/2010


AUDIO: SPEAKER AMP		
 Apple Inc.	DRAWING NUMBER	051-8561
	REVISION	C.0.0
	BRANCH	
	PAGE	66 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 51 OF 76



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2803	1	IC, MAX14500, Dual SPDT	U6700	CRITICAL	NEW_AUDIO_SWITCH
353S2536	1	IC, MAX14504, Dual SPDT	U6708	CRITICAL	OLD_AUDIO_SWITCH

PAGE TITLE		SYNC MASTER=AUDIO SYNC DATE=02/16/2010	
AUDIO: JACK		DRAWING NUMBER	051-8561
Apple Inc.		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





HALL EFFECT ASSEMBLY

Assembly APN: 339S0114
- BOM: 639-0680
- PCBF: 820-2801
- MCO: 056-3515
- Conn APN:518S0788

PROTO 0: STUFFING K84 CONNECTOR ONTO MODIFIED K84 PADS
PROTO 1: STUFFING K87 HALL EFFECT ASSEMBLY ONTO K87 PADS


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6831	1	SUB ASSY - HALL EFFECT, K86 K87	J6955	CRITICAL	

PN: 607-6831 for WCPM. PN: 339S0114 for schematic/board layout


BATTERY CONNECTOR

DO NOT SYNC WITH K84. R6900,C6960,SIGNAL NAMES CHANGED. HALL EFFECT CONNECTOR CHANGED.

PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=MASTER	
DC-In & Battery Connectors		DRAWING NUMBER		SIZE	
Apple Inc.		051-8561		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		C.0.0			
		PAGE		SHEET	
		69 OF 109		54 OF 76	



1.5V/0.75 DDR3 POWER SUPPLY




$$V_{out} = 0.75V * (1 + R_a / R_{eq})$$
$$SEL_1V5=0: R_{eq} = R_b$$
$$SEL_1V5=1: R_{eq} = R_b || R_c$$

NOTE: DONT SYNC THIS PAGE FROM T27. C7330 AND C7331 IS CHANGED TO OSCON CAPS
NOTE: DONT SYNC THIS PAGE FROM K6 REMOVED R7380

SYNC MASTER=(K6 MLB)		SYNC DATE=(11/06/2009)	
PAGE TITLE			
1.5V/0.75V		DDR3 SUPPLY	
		DRAWING NUMBER	
Apple Inc.		051-8561	
		SIZE	
		D	
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		73 OF 109	
		SHEET	
		57 OF 76	

IMVP6 CPU VCORE REGULATOR




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0307	1	RES,MTL FILM,1/16W,8.25K,1,0402,SMD,LF	R7417		IMVP6:1PHASE
114S0336	1	RES,MTL FILM,1/16W, 10.9K, 1,0402,SM,LF	R7416		IMVP6:1PHASE
132S0080	1	CAP,CER, .22UF, 20, 6.3V,X5R,0402	C7428		IMVP6:1PHASE
114S0236	1	RES,MTL FILM,1/16W,1.58K,1,0402,SMD,LF	R7409		IMVP6:1PHASE
114S0160	1	RES,MTL FILM,1/16W,255 OHM,1,0402,SMD,LF	R7411		IMVP6:1PHASE
132S4720	1	CAP CER 470PF,+/-10%,50V,0402,SMD	C7406		IMVP6:1PHASE
114S0410	1	RES,MTL FILM,1/16W,97.6K,1,0402,SMD,LF	R7414		IMVP6:1PHASE
132S0045	1	CAP,CER,1000PF,50V,10%,X7R,0402,SMD	C7414		IMVP6:1PHASE
131S1027	1	CAP,CER,100PF,5%,50V,CC0402	C7413		IMVP6:1PHASE

		MIN. LINE WIDTH	MIN. NECK WIDTH	
	IMVP6_VDIFF	0.25 MM	0.20 MM	
50	IMVP6_FB	0.25 MM	0.20 MM	
50	IMVP6_FB	0.25 MM	0.20 MM	
50	IMVP6_COMP	0.25 MM	0.20 MM	
50	IMVP6_VW	0.25 MM	0.25 MM	
60	IMVP6_VSEN_P	0.25 MM	0.25 MM	
60	IMVP6_VSEN_N	0.25 MM	0.25 MM	
132S0099		1	CAP, X5R, 0.1UF, 10%, 16V, 0402	C7434

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
58 IMVP6_PHASE1	1.5 MM	0.25 MM	
58 IMVP6_BOOT1	0.25 MM	0.25 MM	
58 IMVP6_UGATE1	1.5 MM	0.25 MM	
58 IMVP6_LGATE1	1.5 MM	0.25 MM	
58 IMVP6_ISEN1	0.25 MM	0.25 MM	
	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
58 IMVP6_PHASE2	1.5 MM	0.25 MM	
58 IMVP6_BOOT2	0.25 MM	0.25 MM	
58 IMVP6_UGATE2	0.25 MM	0.25 MM	
58 IMVP6_LGATE2	0.25 MM	0.25 MM	
58 IMVP6_ISEN2	0.25 MM	0.25 MM	

	MIN_L1NE_WIDTH	MIN_NECK_WIDTH
SET	0.25 MM	0.20 MM
SUM	0.25 MM	0.20 MM
6_SGND	0.50 MM	0.20 MM
	0.25 MM	0.20 MM
ROOP	0.25 MM	0.20 MM
FB	0.25 MM	0.20 MM
FT	0.25 MM	0.20 MM
FIAS	0.25 MM	0.20 MM

SYNC MASTER=(K84 MLB)		SYNC DATE=(11/18/2006)	
PAGE TITLE			
IMVP6 CPU VCore Regulator			
 Apple Inc.		DRAWING NUMBER 051-8561	
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 74 OF 109	
		SHEET 58 OF 76	



VID<3:0>	VOLTAGE
1100	0.9750V
1101	0.9625V
1110	0.9500V
1111	0.9375V
0000	0.9250V
0001	0.9125V
0010	0.9000V
0011	0.8875V
0100	0.8750V
0101	0.8625V
0110	0.8500V
0111	0.8375V
1000	0.8250V
1001	0.8125V
1010	0.8000V
1011	0.7875V

K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27

SYNC_MASTER=(K6_MLB)

SYNC_DATE=(10/27/2009)

MCP VCore Regulator

Apple Inc.

051-8561

C.0.0

75 OF 109

59 OF 76

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CPUVTT POWER SUPPLY



PAGE TITLE		PAGE TITLE	
CPU VTT(1.05V) SUPPLY		CPU VTT(1.05V) SUPPLY	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE		THE INFORMATION CONTAINED HEREIN IS THE	
PROPERTY OF APPLE COMPUTER, INC.		PROPERTY OF APPLE COMPUTER, INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:		THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	


D

C


B

A

1.05V ENET Switcher




1.05V S0 MCP PLL LDO




BOMOPTIONS:
MCPPLL_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LDO - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LDO AND MCPPLL_LDO MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LDO CAN BE ACTIVE, MCPPLL_R:LDO MUST BE INACTIVE.

1.8V S0 Switcher



MCP 0.9V S5 (AUXC) Switcher



K6 NOTES : C7710 AND C7750 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		SIZE	
Misc Power Supplies		051-8561 D	
Apple Inc.		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		77 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 76	
IV ALL RIGHTS RESERVED			

8

7

6

5


4

3

2

1

S5 Rail Enables & PG00D




Power Control Signals


State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




ISL6259 Frequency Select




S3 Rail Enables



ENET Rail Enables



S0 Rail Enables



VTT Rail Enable


VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

DO NOT SYNC T27, ENET RAILS CHANGED


Unused PG00D signal

DDRREG_PG00D TP_DDRREG_PG00D


S0 Rail PG00D (ISL Version)



S0 Rail PG00D (BJT Version)



SYNC_MASTER=(T27_MLB)		SYNC_DATE=(10/27/2009)	
PAGE TITLE			
Power Sequencing		D6	
Apple Inc.		051-8561	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 76	
IV ALL RIGHTS RESERVED			



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.811 A (EDP)

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.795 A (EDP)


MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.240 A (EDP)

MOSFET	NTR4101P
CHANNEL	N-TYPE
Rds(on)	90mOhm max
I(max)	1.7A (85C)


MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 MOHM @4.5V
LOADING	1.569 A (EDP)

MOSFET	SI2312BDS
Type	N-Channel
Rds(on)	37 mOhm @2.5V
ID(max)	3.25 A @85C
Loading	0.140 A (EDP)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		POWER FETS	
Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=(K84 MLB)		SYNC DATE=(10/19/2009)	
PAGE TITLE		LVDS CONNECTOR	
 Apple Inc.		DRAWING NUMBER	051-8561
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	90 OF 109
		SHEET	64 OF 76




13.3 Inch, K84 Panel (9 LEDs per string)
TARGET: ISET = 20mA, OVP = 35V
ACTUAL: ISET = 19.9mA, OVP = 35.2V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG
101S0075	1	RES, MF, 0 OHM, 5%, 1/8W, SMD, LF, 0805	R9700		SENS_R: PROD

10.2 ohm resistors for current measurement on LED strings.

DO NOT SYNC FROM K84. L9710 CHANGED TO K6/K69

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LCD Backlight Driver		(MC34845)	
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	97 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>	15 26
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>	15 26
MEM_A_CKE	MEM_40S	MEM_CTRL	MEM A CKE<3..0>	15 21 26
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM A CS_L<3..0>	15 26
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM A ODT<3..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS_L	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS_L	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE_L	15 26
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>	15 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>	15 27
MEM_B_CKE	MEM_40S	MEM_CTRL	MEM B CKE<3..0>	15 21 27
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM B CS_L<3..0>	15 27
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM B ODT<3..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS_L	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS_L	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE_L	15 27
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	15

8

7

6

5

4

3

2

1

Memory Constraints

Apple Inc.

051-8561

C.0.0

101 OF 109

70 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

87654321

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20_MIL	?
MCP_PEX_COMP	*	8_MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CRT	*	20_MIL	?
CRT_2CRT	*	15_MIL	?
CRT_2CLK	*	50_MIL	?
CRT_2SWITCHER	*	250_MIL	?
CRT_SYNC	*	=4X_DIELECTRIC	?
MCP_DAC_COMP	*	=2X_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20_MIL	20_MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max trace length: LVDS 10 inches, DP 8.5 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	*	=3X_DIELECTRIC	?
SATA_TERM	*	8_MIL	?

SATA intra-pair matching should be 1 ps.
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PEG_R2D	PCIE_90D	PCIE	PEG_R2D_P<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG_R2D_N<15..0>
	PCIE_90D	PCIE	PEG_R2D_C_P<15..0>
	PCIE_90D	PCIE	PEG_R2D_C_N<15..0>
	PCIE_90D	PCIE	PEG_D2R_P<15..0>
	PCIE_90D	PCIE	PEG_D2R_N<15..0>
	PCIE_90D	PCIE	PEG_D2R_C_P<15..0>
	PCIE_90D	PCIE	PEG_D2R_C_N<15..0>
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE_AP_R2D_P
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE_AP_R2D_N
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE_AP_R2D_C_P
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE_AP_R2D_C_N
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE_AP_D2R_P
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE_AP_D2R_N
	PCIE_90D	PCIE	PCIE_ENET_R2D_P
	PCIE_90D	PCIE	PCIE_ENET_R2D_N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE_ENET_R2D_C_P
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE_ENET_R2D_C_N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE_ENET_D2R_P
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE_ENET_D2R_N
	PCIE_90D	PCIE	PCIE_ENET_D2R_C_P
	PCIE_90D	PCIE	PCIE_ENET_D2R_C_N
	PCIE_90D	PCIE	PCIE_FW_R2D_P
	PCIE_90D	PCIE	PCIE_FW_R2D_N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE_FW_R2D_C_P
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE_FW_R2D_C_N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE_FW_D2R_P
	PCIE_90D	PCIE	PCIE_FW_D2R_N
	PCIE_90D	PCIE	PCIE_FW_D2R_C_P
	PCIE_90D	PCIE	PCIE_FW_D2R_C_N
MCP_PEG_REECLK	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P
MCP_PEG_REECLK	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N
MCP_PE1_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_AP_P
MCP_PE1_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_AP_N
MCP_PE2_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P
MCP_PE2_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N
MCP_PE3_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P
MCP_PE3_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP_PEX0_TERM
CRT_RED	CRT_50S	CRT	CRT_IG_R_C_PR
CRT_GREEN	CRT_50S	CRT	CRT_IG_G_Y_Y
CRT_BLUE	CRT_50S	CRT	CRT_IG_B_COMP_PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT_IG_HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT_IG_VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP_TV_DAC_RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP_TV_DAC_VREF
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS_IG_TXC_P
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS_IG_TXC_N
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS_IG_TXD_P<5..0>
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS_IG_TXD_N<5..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP_IG_ML_P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP_IG_ML_N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP_IG_AUX_CH_P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP_IG_AUX_CH_N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP_TMDS0_RSET
MCP_TMDS0_VPROBE			MCP_TMDS0_VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS_IG_B_CLK_P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS_IG_B_CLK_N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP_IFPAB_RSET
MCP_IFPAB_VPROBE			MCP_IFPAB_VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N
	SATA_90D	SATA	SATA_HDD_R2D_P
	SATA_90D	SATA	SATA_HDD_R2D_N
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P
	SATA_90D	SATA	SATA_HDD_D2R_N
	SATA_90D	SATA	SATA_HDD_D2R_C_P
	SATA_90D	SATA	SATA_HDD_D2R_C_N
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P
	SATA_90D	SATA	SATA_ODD_R2D_C_N
	SATA_90D	SATA	SATA_ODD_R2D_P
	SATA_90D	SATA	SATA_ODD_R2D_N
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P
	SATA_90D	SATA	SATA_ODD_D2R_N
	SATA_90D	SATA	SATA_ODD_D2R_C_P
	SATA_90D	SATA	SATA_ODD_D2R_C_N
MCP_SATA_TERM		SATA_TERM	MCP_SATA_TERM

87654321

87654321

MCP Constraints 1

SYNC_MASTER=T27_MLB		SYNC_DATE=02/16/2016	
PAGE TITLE		PAGE	
Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		102 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		71 OF 76	
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	LPC_AD	LPC_55S	LPC	LPC AD<3..0>	19 35 37
	LPC_FRAME_L	LPC_55S	LPC	LPC FRAME_L	19 35 37
	LPC_RESET_L	LPC_55S	LPC	LPC RESET_L	19 26
	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC_R	19 25
		CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	25 35
		CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	25 37
	USB_EXT_A	USB_90D	USB	USB_EXT_A_P	18 34
		USB_90D	USB	USB_EXT_A_N	18 34
		USB_90D	USB	USB_EXT_A_MUXED_P	34 75
		USB_90D	USB	USB_EXT_A_MUXED_N	34 75
	USB_MINI	USB_90D	USB	USB_MINI_P	9 18
		USB_90D	USB	USB_MINI_N	9 18
	USB_EXTD	USB_90D	USB	USB_EXTD_P	9 18
		USB_90D	USB	USB_EXTD_N	9 18
	USB_CAMERA	USB_90D	USB	USB_CAMERA_P	18 64
		USB_90D	USB	USB_CAMERA_N	18 64
	USB_BT	USB_90D	USB	USB_BT_P	18 38
		USB_90D	USB	USB_BT_N	18 38
	USB_TPAD	USB_90D	USB	USB_TPAD_P	18 43
		USB_90D	USB	USB_TPAD_N	18 43
	USB_IR	USB_90D	USB	USB_IR_P	9 18
		USB_90D	USB	USB_IR_N	9 18
	USB_EXTR	USB_90D	USB	USB_EXTR_P	18 34
		USB_90D	USB	USB_EXTR_N	18 34
	USB_T57	USB_90D	USB	USB_T57_P	9 18
		USB_90D	USB	USB_T57_N	9 18
	USB_EXTC	USB_90D	USB	USB_EXTC_P	9 18
		USB_90D	USB	USB_EXTC_N	9 18
	USB_SD_CARD	USB_90D	USB	USB_SD_CARD_P	9 18
		USB_90D	USB	USB_SD_CARD_N	9 18
	USB_WM	USB_90D	USB	USB_WM_P	9 18
		USB_90D	USB	USB_WM_N	9 18
	MCP_USB_RB_IAS	MCP_USB_RB_IAS		MCP_USB_RB_IAS_GND	18
	SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP 0_CLK	13 19 38
	SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP 0_DATA	13 19 38
	(SMBUS_SMC_MGMT_SCL)	SMB_55S	SMB	SMBUS MCP 1_CLK	19 38
	(SMBUS_SMC_MGMT_SDA)	SMB_55S	SMB	SMBUS MCP 1_DATA	19 38
	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	19 48
		HDA_55S	HDA	HDA_BIT_CLK_R	19
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC	19 48
		HDA_55S	HDA	HDA_SYNC_R	19
	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	19 48
		HDA_55S	HDA	HDA_RST_L	19 48
	HDA_SDI_N0	HDA_55S	HDA	HDA_SDI_N0	19 48
		HDA_55S	HDA	HDA_SDI_N_CODEC	19 48
	HDA_SDO_U_T	HDA_55S	HDA	HDA_SDO_U_T	19 48
		HDA_55S	HDA	HDA_SDO_U_T_R	19
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	19
	MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	19 25
		CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	25 35
	SPT_CLK	SPT_55S	SPT	SPI_CLK_R	19 37
		SPT_55S	SPT	SPI_CLK	7 37
	SPT_MOSI	SPT_55S	SPT	SPI_MOSI_R	19 37
		SPT_55S	SPT	SPI_MOSI	7 37
	SPT_MISO	SPT_55S	SPT	SPI_MISO	7 19 37
	SPT_CS0	SPT_55S	SPT	SPI_CS0_R_L	19 37
		SPT_55S	SPT	SPI_CS0_L	7 37
		SPT_55S	SPT	SPI_MLB_CLK	37 47
		SPT_55S	SPT	SPI_MLB_MOSI	37 47
		SPT_55S	SPT	SPI_MLB_MISO	37 47
		SPT_55S	SPT	SPI_MLB_CS_L	37 47
		SPT_55S	SPT	SPI_ALT_CLK	37
		SPT_55S	SPT	SPI_ALT_MOSI	37
		SPT_55S	SPT	SPI_ALT_MISO	37
		SPT_55S	SPT	SPI_ALT_CS_L	37

SYNC MASTER=T27 MLB		SYNC DATE=02/16/2016	
PAGE TITLE			
MCP Constraints 2			
	Apple Inc.		DRAWING NUMBER
			051-8561
			SIZE
			D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		103 OF 109	
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		72 OF 76	
IV. ALL RIGHTS RESERVED			

MCP RGMII (Ethernet) Constraints


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

88E1116R (Ethernet PHY) Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 18
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 18
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R 9
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1 31
	ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR L 18
	ENET_MDI0	ENET_MII_55S	ENET_MII	ENET MDIO 18 31
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC 9 31
	ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET PWRDWN L 18
		ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R 31
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK 31
		ENET_MII_55S	ENET_MII	ENET RXD R<3..0> 31
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<0> 31
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1> 31
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL 31
		ENET_MII_55S	ENET_MII	ENET RXCTL R 31
		ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK R 31
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK 31
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0> 31
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1> 31
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL 31
		ENET_MII_55S	ENET_MII	ENET RESET L 31
	ENET_MDI	ENET_MDI_1000	ENET_MDI	ENET MDI P<3..0> 31 32
	ENET_MDI_1000	ENET_MDI_1000	ENET_MDI	ENET MDI N<3..0> 31 32
	ENET_MDI_1000	ENET_MDI_1000	ENET_MDI	ENET MDI TRAN P<3..0> 31 32
	ENET_MDI_1000	ENET_MDI_1000	ENET_MDI	ENET MDI TRAN N<3..0> 32



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PwR_P2MM
SATA	SB_POWER	*	PwR_P2MM
USB	SB_POWER	*	PwR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIAS OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	(PCIE_AP)	CLK PCIE 100D	CLK PCIE	PCIE CLK100M AP CONN P
		CLK PCIE 100D	CLK PCIE	PCIE CLK100M AP CONN N
	(USB_EXT_A)	USB 90D	USB	USB_EXT_A MUXED P
	(USB_EXT_A)	USB 90D	USB	USB_EXT_A MUXED N
	(USB_EXT_A)	USB 90D	USB	USB LT1 P
	(USB_EXT_A)	USB 90D	USB	USB LT1 N
	(USB_TPAD)	USB 90D	USB	USB_TPAD R P
	(USB_TPAD)	USB 90D	USB	USB_TPAD R N
	(USB_CAMERA)	USB 90D	USB	USB_CAMERA CONN P
	(USB_CAMERA)	USB 90D	USB	USB_CAMERA CONN N
		USB 90D	USB	USB LT2 P
		USB 90D	USB	USB LT2 N
		ENET_MDT 100D	ENETCONN	ENETCONN P<3..0>
		ENET_MDT 100D	ENETCONN	ENETCONN N<3..0>
		SATA 90D	SATA	SATA_ODD_R2D_UF_P
		SATA 90D	SATA	SATA_ODD_R2D_UF_N
		SATA 90D	SATA	SATA_ODD_D2R_UF_P
		SATA 90D	SATA	SATA_ODD_D2R_UF_N
		SATA 90D	SATA	SATA_HDD_D2R_FILT_P
		SATA 90D	SATA	SATA_HDD_D2R_FILT_N
		SATA 90D	SATA	SATA_HDD_D2R_UF_P
		SATA 90D	SATA	SATA_HDD_D2R_UF_N
		SATA 90D	SATA	SATA_HDD_R2D_UF_P
		SATA 90D	SATA	SATA_HDD_R2D_UF_N
		SATA 90D	SATA	SATA_HDD_D2R_RDRV_IN_P
		SATA 90D	SATA	SATA_HDD_D2R_RDRV_IN_N
		SATA 90D	SATA	SATA_HDD_R2D_RDRV_IN_P
		SATA 90D	SATA	SATA_HDD_R2D_RDRV_IN_N
		SATA 90D	SATA	SATA_HDD_D2R_RDRV_OUT_P
		SATA 90D	SATA	SATA_HDD_D2R_RDRV_OUT_N
		SATA 90D	SATA	SATA_HDD_R2D_RDRV_OUT_P
		SATA 90D	SATA	SATA_HDD_R2D_RDRV_OUT_N
		SATA 90D	SATA	SATA_HDD_D2R_NORDRV_P
		SATA 90D	SATA	SATA_HDD_D2R_NORDRV_N
		SATA 90D	SATA	SATA_HDD_R2D_NORDRV_P
		SATA 90D	SATA	SATA_HDD_R2D_NORDRV_N
	PCIE_AP_D2R	PCIE 90D	PCIE	CONN PCIE MINI D2R P
		PCIE 90D	PCIE	CONN PCIE MINI D2R N
	PCIE_AP_R2D	PCIE 90D	PCIE	CONN PCIE MINI R2D P
		PCIE 90D	PCIE	CONN PCIE MINI R2D N
	USB_BT	USB 90D	USB	CONN USB2_BT_P
		USB 90D	USB	CONN USB2_BT_N
	LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_P
		LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N
	MCP_PE1_REFCLK	CLK PCIE 100D	CLK PCIE	PCIE CLK100M MINI CONN_P
		CLK PCIE 100D	CLK PCIE	PCIE CLK100M MINI CONN_N
USB	USB_EXT_A	USB 90D	USB	CONN USB_EXT_A_P
USB		USB 90D	USB	CONN USB_EXT_A_N
USB	USB_EXT_B	USB 90D	USB	CONN USB_EXT_B_P
USB		USB 90D	USB	CONN USB_EXT_B_N

Power Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	CPUTHMSNS_D2	THERM 1T01 55S	THERM	CPUTHMSNS D1 P 41
		THERM 1T01 55S	THERM	CPUTHMSNS D1 N 41
	CPUTHMSNS_D2	THERM 1T01 55S	THERM	CPUTHMSNS D2 P 41
		THERM 1T01 55S	THERM	CPUTHMSNS D2 N 41
	CPU_THERMD	THERM 1T01 55S	THERM	CPU_THERMD P 10 41
		THERM 1T01 55S	THERM	CPU_THERMD N 10 41
	MCPTHMSNS_D2	THERM 1T01 55S	THERM	MCPTHMSNS D2 P
		THERM 1T01 55S	THERM	MCPTHMSNS D2 N
	MCP_THMDIODE	THERM 1T01 55S	THERM	MCP_THMDIODE P 19 41
		THERM 1T01 55S	THERM	MCP_THMDIODE N 19 41
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS 1V5 S3 P
		SENSE 1T01 55S	SENSE	ISNS 1V5 S3 N
		SENSE 1T01 55S	SENSE	ISNS 1V5 S3 R P
		SENSE 1T01 55S	SENSE	ISNS 1V5 S3 R N
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS AIRPORT P 30 46
		SENSE 1T01 55S	SENSE	ISNS AIRPORT N 30 46
		SENSE 1T01 55S	SENSE	ISNS AIRPORT R P 46
		SENSE 1T01 55S	SENSE	ISNS AIRPORT R N 46
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS HDD P 33 46
		SENSE 1T01 55S	SENSE	ISNS HDD N 33 46
		SENSE 1T01 55S	SENSE	ISNS HDD R P 46
		SENSE 1T01 55S	SENSE	ISNS HDD R N 46
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS LCDBKLT P 46 67
		SENSE 1T01 55S	SENSE	ISNS LCDBKLT N 46 67
		SENSE 1T01 55S	SENSE	ISNS LCDBKLT R P
		SENSE 1T01 55S	SENSE	ISNS LCDBKLT R N
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS ODD P 33
		SENSE 1T01 55S	SENSE	ISNS ODD N 33 46
		SENSE 1T01 55S	SENSE	ISNS ODD R P 46
		SENSE 1T01 55S	SENSE	ISNS ODD R N 46
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS CPUVTT P 40
		SENSE 1T01 55S	SENSE	ISNS CPUVTT N 40
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	MPCCORES0 VSEN P 72 99
		SENSE 1T01 55S	SENSE	MPCCORES0 VSEN N 72 99
			MEM_POWER	PP1V5R1V35 S3 7 8
			SR_POWER	PP3V3 S5 7 8 62
			SR_POWER	PP3V3 S0 7 8 62
			SR_POWER	PP1V5 S0 7 8 62
			GND	GND

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DIEFFPAIR	AUDIO	AUD SPKRAMP LIN P
		DIEFFPAIR	AUDIO	AUD SPKRAMP LIN N
		DIEFFPAIR	AUDIO	AUD SPKRAMP SUBIN P
		DIEFFPAIR	AUDIO	AUD SPKRAMP SUBIN N
		DIEFFPAIR	AUDIO	AUD SPKRAMP RIN P
		DIEFFPAIR	AUDIO	AUD SPKRAMP RIN N
		DIEFFPAIR	AUDIO	SSM2315L P
		DIEFFPAIR	AUDIO	SSM2315L N
		DIEFFPAIR	AUDIO	SSM2315S P
		DIEFFPAIR	AUDIO	SSM2315S N
		DIEFFPAIR	AUDIO	SSM2315R P
		DIEFFPAIR	AUDIO	SSM2315R N
	SPK_OUT	DIEFFPAIR	AUDIO	SPKRCONN L OUT P
		DIEFFPAIR	AUDIO	SPKRCONN L OUT N
	SPK_OUT	DIEFFPAIR	AUDIO	SPKRCONN S OUT P
		DIEFFPAIR	AUDIO	SPKRCONN S OUT N
	SPK_OUT	DIEFFPAIR	AUDIO	SPKRCONN R OUT P
		DIEFFPAIR	AUDIO	SPKRCONN R OUT N
		DIEFFPAIR	AUDIO	BI MIC P
		DIEFFPAIR	AUDIO	BI MIC N
		DIEFFPAIR	AUDIO	HS MIC P
		DIEFFPAIR	AUDIO	HS MIC N

GRAPHICS NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
(DP_FXT_ML)	DP_96D	DISPLAYPORT	DP EXT ML P<3..0>	9 66
	DP_96D	DISPLAYPORT	DP EXT ML N<3..0>	9 66
	DP_96D	DISPLAYPORT	DP EXT ML C P<3..0>	66
	DP_96D	DISPLAYPORT	DP EXT ML C N<3..0>	66
	DP_96D	DISPLAYPORT	DP EXT ML F P<3..0>	66
	DP_96D	DISPLAYPORT	DP EXT ML F N<3..0>	66
(DP_FXT_AUX_CH)	DP_96D	DISPLAYPORT	DP EXT AUX CH C P	9 66
	DP_96D	DISPLAYPORT	DP EXT AUX CH C N	9 66
	DP_96D	DISPLAYPORT	DP EXT DDC DATA	65
	DP_96D	DISPLAYPORT	DP EXT DDC CLK	65

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		DRAWING NUMBER	
K87 SPECIFIC CONSTRAINTS		051-8561	
 Apple Inc.		SIZE D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		C.0.0	
BRANCH		PAGE	
		108 OF 109	
		SHEET	
		75 OF 76	

