

PEGATRON CONFIDENTIAL

MODEL NAME :

PCB NO :

69- P/N :

AIC70 Schematic
Intel Arrandale rPGA-989
PCH BGA 1071
2011-05-04
REV : R2.0

AIC70 BLOCK DIAGRAM


CLOCK GEN.
SLG8SP585V

POWER

CPU VCORE
SYSTEM, +3V, +5V
+VCCP
DDR & VTT
+VGFX_CORE
+VGA_CORE
SMART CHARGER
POWER DETECT
LOAD SWITCH
POWER PROTECT

Power Rails

Sleep State	RTC	VA	VSUS	V	VS
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
S4	ON	ON	ON	OFF	OFF
S5/ AC	ON	ON	ON	OFF	OFF
S5/ DC	ON	ON	OFF	OFF	OFF



SATA PORT

SATA P0	
SATA P1	HDD
SATA P4	ODD
SATA P5	

PCIE Port

PCIE_P1	
PCIE_P2	Mini CARD (WLAN)
PCIE_P3	
PCIE_P4	
PCIE_P5	
PCIE_P6	LAN



USB PORT






USB P00	Card Reader
USB P01	
USB P02	
USB P03	
USB P04	
USB P05	
USB P08	WiFi
USB P09	
USB P10	Camera
USB P11	External
USB P12	External
USB P13	External


SCHEMATIC INDEX V1.2

PAGE#	Description	NOTE
01	Cover Page	
02	Block Diagram	
03	PAGE INDEX	
07-12	CPU	
13-19	PCH	
21-22	DDR3 SO-DIMM	
24	Clock Generator	
33-34	LAN	
37	LVDS CON	
38	RGB CON	
39	HDMI (Level shift for UMA)	
41-42	AUDIO CODEC & De-POP	
46-48	EC NPCE795L / KB / TP	
49	THERMAL / FAN	
50	CARD READER	
55	MINI CARD -WiFi & BT3.0	
60	SATA(HDD & ODD)	
61	USB & AUDIO CONN	
63	DC-IN / BATTERY CONN / Discharge	
65	PWR CONN & Debug CONN	
66	Led & Nut & ME Pad	
70-79	dGPU Schematics	
80-94	Power Schematics	
95	EE History	
96	ODD Board	
97	PWR Board	
98	TP SW Board & LID Switch	
99	AUDIO Board	

PAGE#	Description	NOTE









Decoupling guide from INTEL

VCORE	10uF	x 16pcs
	22uF	x 12pcs








SATA PORT

SATA P0	
SATA P1	HDD
SATA P4	ODD
SATA P5	eSATA Removed






RTC BAT




PCIE 1	
PCIE 2	Mini CARD (WLAN)
PCIE 3	
PCIE 4	
PCIE 5	
PCIE 6	LAN






HM55 Not Support




Damping CPU Side







USB PORT	
USB P00	Card Reader
USB P01	
USB P02	
USB P03	
USB P04	
USB P05	
USB P08	WiFi
USB P09	
USB P10	Camera
USB P11	External Main
USB P12	External Main
USB P13	External 2.0/3.0





Remove USB_9 (HDMI)





change USB power switch circuit










Modify H/W strap setting





Pow-on strapping

- (1) LED[0]: enable overclocking
pull-high: overclocking (default)
stuff R3326, R3324; Remove R3317, R3325, R3327;
pull-low: un-overclocking
stuff R2, R3325, R3327; Remove R3326, R3324


- (2) LED[1]: selection for AR8158's internal VDDCT (SWR/LDO)
pull-high: SWR mode
stuff R3330, R3332; Remove R3313, R3331, R3333;
pull-low: LDO mode
stuff R3313, R3331, R3333; Remove R3330, R3332

AR8158 (SWR mode)
Stuff L3301, C3311, C3309 : remove C3301, R3311
AR8158 (LDO mode)
Stuff R3311, C3301, C3303 : Remove L3301, C3311, C3309



Close to PIN2 within 400 mil



Close to PIN2 within 200 mil




Remove LAN LED circuit

SR-29
0125-11

Modify R3311 as VP



Close to LAN chip and less than 300mils




Modify LAN AR8158 circuit


SR-12
0121-11





Change U3301 to AR8158 Part and remover SM BUS

SR-32
0125-11





A	
LVDS Conn w/Camera Module & Int Mic	






Del F3801, C3811 ADD CRT IN SR-36 0125-11




Vendor request






PEGATRON		Title : <i>Display Port</i>	
BU1-RD Div.1-HW RD Dept.1		Engineer: <i>Johnson Huang</i>	
Size	Project Name		Rev
Custom	AIC70		2.0
Date: <i>Wednesday, May 04, 2011</i>		Sheet	40 of 77





AMP De-Pop Control circuit



Modify De-Pop circuit

SR-43
0125-11





PEGATRON		Title : MDC CONN	
BG1-HW RD Dw.2-NB RD Dept.5		Engineer: Johnson Huang	
Size	Project Name		Rev
C	AIC70		2.0
Date: Wednesday, May 04, 2011		Sheet	43 of 77



Del Entry audio circuit

SR-8
0121-11


PEGATRON		Title : CODEC-ALC269	
ASUSTeK COMPUTER INC. NB1		Engineer: Johnson Huang	
Size Custom	Project Name AIC70	Rev 2.0	
Date: Wednesday, May 04, 2011		Sheet 44 of 77	




Del Entry audio circuit

SR-8
0121-11

PEGATRON		Title : AUDIO ALC269	
BU1-RD Div.1+HW RD Dept.1		Engineer: Johnson Huang	
Size Custom	Project Name AIC70	Date: Wednesday, May 04, 2011	Rev 2.0
Date: Wednesday, May 04, 2011		Sheet 45 of 77	




Thermal Policy




Touch Pad Button/ Hall Sensor


AIC70 R1.1-23 0306-11-I
AIC70 R1.1-35 0309-11-I




close to U4601



Touch Pad




AIC70 R2.0-50 0331-11-I




For Normal/Cho KB colay 0224-11-I
AIC70 R1.1-4

Remove TP button circuit SR-22 0124-11

Keyboard FOR 17"




Change KB CON4801 SR-3 0120-11
Change KB CON4801 PIN definition SR-25 0124-11
Reverse KB CON4801 SR-19 0124-11 SR-52 0126-11



Remove 15'' KB connector AIC70 R1.1 - 1 0224-11 - I

Please in the center
of Plamrest.


[illegible][illegible]



PEGATRON		Title : USB3.0 uPD720200	
BG1VHW1		Engineer: Johnson Huang	
Size	Project Name		Rev
C	AIC70		2.0
Date: Wednesday, May 04, 2011		Sheet	53 of 77



PEGATRON		Title : PCIE NEW CARD	
BU1-RD Div.1+HW RD Dept.1		Engineer: <i>Johnson Huang</i>	
Size	Project Name		Rev
Custom	AIC70		2.0
Date: <i>Wednesday, May 04, 2011</i>		Sheet	54 of 77





PEGATRON			Title : MINICARD (WWAN)		
BU1-RD Div.1-HW RD Dept.1			Engineer:		
Size	Project Name				Rev
Custom					2.0
Date: Wednesday, May 04, 2011			Sheet 56 of 77		



PEGATRON		Title : MINICARD (WUSB /UPCONVERT)	
BU1-RD Div.1+HW RD Dept.1		Engineer: Johnson Huang	
Size Custom	Project Name AIC70		Rev 2.0
Date: Wednesday, May 04, 2011		Sheet 57 of 77	

AIC70 R1.1-10 0304-11-I
AIC70 R1.1-19 0306-11-I
AIC70 R1.1-27 0307-11-I




CON5002




AIC70 R1.1 - 1
0224-11 - I







change USB power switch circuit SR~1 0120~11 SR~26 0124~11 SR~34 0125~11

Entry USB 2.0 Only



Modify D6101, RN6101, RN6105, RN6106 SR~30 0125~11

USB 2.0




USB Conn. for Entry colay HDMI USB 2.0


Remove USB_9 (HDMI) SR~21 0124~11

USB Power Switch for USB DB Main

change USB power switch circuit SR~26 0124~12 SR~38 0125~13



AUDIO BOARD/w USB2.0 x2




TouchPanel CON

Camera Module CON


B/T MODULE

FELICA MODULE

DC IN




Battery Connector 17"



Remove 15" Battery connector


Discharge Circuit






Notes:
BRAIDWOOD right angled Connector (1.8V keyed)
Compatible BRAIDWOOD Modules
1.8V Mobile NVM 4GB 31.60mm x21.5mm
1.8V Mobile NVM 8GB 31.60mm x 21.5mm
1.8V Mobile NVM 16GB 31.60mm x 32.5mm

PWR BRD/ AMBIENT/ HALL CONN. 1.1 - 12 SR-66




KILL SWITCH. change PWR LED CON6503 circuit SR-6 SR-35 AIC70 R2.0-55
0120-11 0125-11 0406-11-I

ADAPTOR VOLTAGE DETECTOR.



MODEM MODULE

DEBUG CARD CONN.



LED (Main)

Left


Right

DC-IN Power Main Battery HDD/ODD Bridge Media WIFI


White White Amber (Blink) White Amber (Blink) White White Amber

Battery

Power LED



Charger LED




Remover LED circuit

Modify LED circuit

SR-18
0124-11
SR-39
0125-11


WLAN NUT

PCH Local Side Symbol




Fix hole

Detail C




Screw Ax10




Screw Px4 CPU

Screw Cx2 VGA




Screw Fx2









PEGATRON		Title : LED/ CIR/ FW SCREW	
BU1-RD Div.1-HW RD Dept.1		Engineer: Johnson Huang	
Size	Project Name	Rev 2.0	
Custom	AIC70		
Date: Wednesday, May 04, 2011		Sheet	66 of 77



PEGATRON		Title : G-Sensor TSH35TR	
BU1-RD Div.1-HW RD Dept.1		Engineer: Johnson Huang	
Size Custom	Project Name		Rev 2.0
Date: Wednesday, May 04, 2011	Sheet	69	of 77












IFPx	A	B	C	D	E	F
TURKEY	LVDS A	LVDS B	HDMI	unused		

63,70,71,72,91 +1.05VS_VGA
 63,91 +1.8VS_VGA
 70,72,74,91 +3VS_VGA



STRAP PIN



70,72,91 +3VS_VGA ← → +3VS_VGA


Muti I/O unused

9,R8,W9,T9 Compatible
with GB1-128



			N12P-LP QS		N12P-GV ES		N12M-GE QS	
			PU	PD	PU	PD	PU	PD
ROM_SO	R7427	R7419	@	10K	@	10K	@	10K
ROM_SCLK	R7410	R7411	@	15K	15K	@	15K	@
ROM_SI	R7422	R7420	@	H 64:15K S 64:20K	@	H 64:15K S 64:20K	@	H 64:15K S 64:20K
Strap2	R7401	R7402	25K	@	45K	@	15K	@
Strap1	R7403	R7404	@	35K	@	35K	@	35K
Strap0	R7414	R7415	45K	@	45K	@	45K	@
Strap3	R7417	R7416	@	@	@	20k	@	@
Strap4	R7421	R7418	@	@	@	10k	@	@

GPIO, THERM, SMBUS, JTAG, LVDS MISC, GPU_VID



GPU_VID1	GPU_VID0	N12M-GE	N12P-GV ES	N12P-LP
0	0	0.85V	0.85V	0.825V
0	1	1V	1V	0.9V
1	0	NA	1.025V	0.925V
1	1	NA	NA	NA





Table 12.1 GPIO Descriptions

GPIO PIN Name	Normal Function	I/O	Functional Description
GPIO0	General Purpose		
GPIO1	HPD_C	I	Hot Plug Detect for IFPC
GPIO2	LCDD_B_PWM	0	Panel Backlight Brightness Control (PWM capable)
GPIO3	LCDD_VCC	0	Panel Power/Enable
GPIO4	LCDD_BLEN	0	Panel Backlight ON/OFF Control (PWM capable)
GPIO5	GPU_VID0	0	GPU Core VDD VID0
GPIO6	GPU_VID1	0	GPU Core VDD VID1
GPIO7	GPU_VID2	0	GPU Core VDD VID2
GPIO8	OVERT	I/O	Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Thermal Alert
GPIO10	MEM_VREF_CTL	0	Memory VREF Control
GPIO11	SLI_RASTER_SYNC	I/O	SLI Raster Sync
GPIO12	PWR_LEVEL	I	AC Power Detect Input
GPIO13	THERM_LOAD_STEP_DOWH	0	Power Supply Control
GPIO14	THERM_LOAD_STEP_UP	0	Power Supply Control
GPIO15	HPD_E	I	Hot Plug Detect for IFPE
GPIO16	FAN_PWM	0	Programmable Fan Control
GPIO17	Reserved		
GPIO18	Reserved		
GPIO19	HPD_D	I	Hot Plug Detect for IFPD
GPIO20	Reserved		
GPIO21	HPD_F	I	Hot Plug Detect for IFPF
GPIO22	SWAPRDY	I	SLI Swap Ready Signal
GPIO23	3DVision	0	3DVision functions
GPIO24	General Purpose		

GND


U7001O



DSC

N12P-GV


VAG_VCORE



N12P-GV

DSC


20.3 A




63.87 +VGA_VCORE

PANASONIC/EEFSX0471EA


TOP SIDE



TOP SIDE



U7604




N12x Fermi DDR3 mode E	Data Bits [31:0]	Data Bits [63:32]
FbX_CMD0	ODT	
FbX_CMD1	C51*	
FbX_CMD2	C50*	
FbX_CMD3	CKE	
FbX_CMD4	A9	A11
FbX_CMD5	A6	A7
FbX_CMD6	A3	BA1
FbX_CMD7	A0	A12
FbX_CMD8	A8	A8
FbX_CMD9	A12	A0
FbX_CMD10	A1	A2
FbX_CMD11	RA5*	RA5*
FbX_CMD12	A13	A14
FbX_CMD13	BA1	A3
FbX_CMD14	A14	A13
FbX_CMD15	CA5*	CA5*
FbX_CMD16		CKE
FbX_CMD17		C51*
FbX_CMD18		C50*
FbX_CMD19		ODT
FbX_CMD20	RST	RST
FbX_CMD21	A7	A6
FbX_CMD22	A4	A5
FbX_CMD23	A11	A9
FbX_CMD24	A2	A1
FbX_CMD25	A10	WE*
FbX_CMD26	A5	A4
FbX_CMD27	BA2	A15
FbX_CMD28	WE*	A10
FbX_CMD29	BA0	BA0
FbX_CMD30	A15	BA2
FbX_CMD31		

PEGATRON Title : **FRAME BUFFER A**

Del B channel VRAM * 4 circuit

SR-10
0121-11



N12P-LP Total:40W (w/VRAM)





Figure 3.20 Recommended Power On Sequencing Order

Power Up Sequence :
 +3VS_VGA -> +1.05VS_VGA -> +VGA_VCORE -> +1.5VS_VGA -> +1.8VS_VGA

Power Down Sequence :
 +1.8VS_VGA -> +1.5VS_VGA -> +VGA_VCORE -> 1.05VS_VGA -> +3VS_VGA

according to Page 63, DG-05093-001_v02




R8024=(Period(us)-0.29)*2.65
Period(us)=1/300KHz
Adjust R8043 for
(Loadline = -1.9mV/A calpella SV)

R8025 Setting OCP

PM_DPRSLPVR	PM_PSI#	VO_action
L	L	1 Phase DE
H	L	1 Phase DE
L	H	2 Phase CCM
H	H	1 Phase DE






EN/DEM	Function
VDD	Diode-emulation
GND	CCM


VFB=0.75V;T=1.07%
VDDQ=VFB * [1+(R8319/R8320)]


TON=3.85p*RTON*VOUT/(VIN-0.5);
Frequency=VOUT/(VIN*TON)
Frequency setting
F=300KHz-->R8305=845K ohm
F=250KHz-->R8305=1M ohm




DSC

EN/DEM	Function
VDD	Diode-emulation
GND	Shutdown
Floating	CCM








<Variant Name>


PEGATRON		Title : POWER_N/A	
		Engineer: Adams_Lin	
Size A	Project Name AIC70		Rev 1.0
Date: Wednesday, May 04, 2011		Sheet	89 of 77

BATTERY IN DETECT





ADAPTER IN DETECT


Use MAX17015 IC function to Cost down component





SUSB#_PWR POWER



SUSC#_PWR POWER



DSC#_PWR POWER



Ron = 41.5 mΩ (max) (BVGS = 4.5 V)
Ron = 27.6 mΩ (max) (BVGS = 10 V)

NOTE: +3V=0.3A(EE)+1.4978A(+3V Provide to 1.8V PWR)=1.7978A

<Variant Name>


PEGATRON Title :POWER_LOAD SWITCH

Engineer: Adams_Lin

Size Project Name **AIC70** Rev 1.0

Date: Wednesday, May 04, 2011 Sheet 91 of 77

POWER GOOD DETECTER



AC_BAT_SYS → AC_BAT_SYS 37,80,81,82,83,86,87,88
BAT_CON → BAT_CON 63,88
BAT → BAT 88

+5VA → +5VA 42,49,66,81,88
+3VA → +3VA 13,18,46,48,63,81

+5VO → +5VO 81,82,83,87,91
+3VO → +3VO 81,91
+1.8VO → +1.8VO 82,91
+1.5VO → +1.5VO 83,91
+1.05VO → +1.05VO 80,82,86,91
+VGFX_CORE_O → +VGFX_CORE_O 86
+VGA_VCORE_O → +VGA_VCORE_O 87
+0.75VO → +0.75VO 83


+12VS → +12VS 38,39,91
+5VS → +5VS 15,19,38,39,41,42,46,48,49,60,63,80,86,91
+3VS → +3VS 10,13,14,15,16,17,18,19,21,22,24,33,37,38,39,41,46,47,49,60,63,65,80,86,91,92
+1.8VS → +1.8VS 11,18,19,82
+1.5VS → +1.5VS 10,11,24,55,63,91
+0.75VS → +0.75VS 21,22,63,83

+12VSUS → +12VSUS 60,81,91
+5VSUS → +5VSUS 19,60,61,66,81,91
+3VSUS → +3VSUS 10,13,14,15,16,17,18,19,33,46,55,81,92

+12V → +12V 91
+5V → +5V 42,63,91
+3V → +3V 37,50,63,65,82,91
+1.5V → +1.5V 10,11,21,22,63,83


+VGA_VCORE → +VGA_VCORE 63,75,87
+VGFX_CORE → +VGFX_CORE 11,86
+VCORE → +VCORE 11,12,80
+12VSG → +12VSG 91
+3VS_VGA → +3VS_VGA 70,72,74,91
+1.8VS_VGA → +1.8VS_VGA 63,91
+1.5VS_VGA → +1.5VS_VGA 63,71,76,91
+1.05VS_VGA → +1.05VS_VGA 63,70,71,72,91

FOR POWER TEST




<Variant Name>

PEGATRON		Title : POWER_SIGNAL	
		Engineer: Adams_Lin	
Size Custom	Project Name AIC70		Rev 1.0
Date: Wednesday, May 04, 2011		Sheet 93	of 77



PEGATRON		Title : Power History	
Engineer:			
Size	Project Name	Rev	
Custom		2.0	
Date: Wednesday, May 25, 2011		Print	55 of 77





ODD_H5
C102D102N

SR-88





ODD_H01
C256D118

SR-85




PEGATRON		Title : ODD	
BU1-RD Div.1-HW RD Dept.1		Engineer: Johnson Huang	
Size B	Project Name TOD ODD BOARD	Rev 2.0	
Date: Wednesday, May 04, 2011		Sheet 96 of 77	



PEGATRON		Title : PWR BTN	
BU1-RD Div.1-HW RD Dept.1		Engineer: Johnson Huang	
Size B	Project Name TOD POWER SW		Rev 2.0
Date: Wednesday, May 04, 2011		Sheet 97 of 77	



LID Switch



AIC70 R2.0-48 0330-11-I
AIC70 R2.0-67 0421-11-I

PEGATRON		Title : A03 TP	
<OrgName>		Engineer: Johnson Huang	
Size B	Project Name AIH70		Rev 1.0
Date: Wednesday, May 04, 2011		Sheet 98 of 99	

