

Berry DG15 Discrete/UMA Schematics Document

Arrandale

Intel PCH

2010-02-03

REV : A00

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
M96:DIS M96 platform installed
*VRAM_1G:VRAM 128M*16 installed*
Colay :Manual modify BOM

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number
Berry

Rev


A00

Date: Wednesday, February 10, 2010

Sheet 1 of 92


Berry Block Diagram (Discrete/UMA co-lay)

Project code : 91.4HH01.001
PCB P/N : 48.4HH01.0SA
Revision : 09909-1




CPU DC/DC		47
ISL62883		
INPUTS	OUTPUTS	
+PWR_SRC	+VCC_CORE	
SYSTEM DC/DC		49
TPS51218		
INPUTS	OUTPUTS	
+PWR_SRC	+1.05V_VTT	
SYSTEM DC/DC		46
RT8205B		
INPUTS	OUTPUTS	
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW	
SYSTEM DC/DC		50
TPS51116		
INPUTS	OUTPUTS	
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF	
SYSTEM DC/DC		53
TPS51611		
INPUTS	OUTPUTS	
+PWR_SRC	+CPU_GFX_CORE	
VGA		89
RT8208B		
INPUTS	OUTPUTS	
+PWR_SRC	+VGA_CORE	
TI CHARGER		45
BQ24745		
INPUTS	OUTPUTS	
+DC_IN +PBATT	+PWR_SRC	
SYSTEM DC/DC		51
APL5930		
INPUTS	OUTPUTS	
+3.3V_ALW	+1.8V_RUN +1.8V_RUN_VGA	
SYSTEM DC/DC		90
APL5930		
INPUTS	OUTPUTS	
+1.5V_SUS	+1.0V_RUN_VGA	
Switches		
INPUTS	OUTPUTS	
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN	
PCB LAYER		
L1:Top		
L2:VCC		
L3:Signal		
L4:Signal		
L5:GND		
L6:Bottom		


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	RESERVED
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	W-WAN
LANE5	RESERVED
LANE6	RESERVED
LANE7	H55/HM55 no support
LANE8	H55/HM55 no support

USB Table

USB	
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	RESERVED
4	CARD READER
5	BLUETOOTH
6	HM55 no support
7	HM55 no support
8	USB1 (I/O Board)
9	USB0 (I/O Board ESATA)
10	RESERVED
11	W-WAN (I/O Board)
12	RESERVED
13	CAMERA

SATA Table

SATA	
Pair	Device
0	HDD
1	ODD
2	HM55 no support
3	HM55 no support
4	ESATA
5	RESERVED

Processor Strapping

Calpella Schematic Checklist Rev.0_7


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Core Design>




Table of Content			
Size A3	Document Number	Rev	A00
Date: Wednesday, February 10, 2010			
Sheet 6 of 92			

SSID = CLOCK



SSID = CPU



62.10055.341
SEC. 62.10053.561

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**

Size: Document Number **Berry** Rev **A00**

Date: Monday, March 29, 2010 Sheet 8 of 92

SSID = CPU

18 M_A_DQ[63..0] <<>> M_A_DQ[63..0]

M_A_DQ0 A10 SA_DQ0
M_A_DQ1 C10 SA_DQ1
M_A_DQ2 C7 SA_DQ2
M_A_DQ3 A7 SA_DQ3
M_A_DQ4 B10 SA_DQ4
M_A_DQ5 D10 SA_DQ5
M_A_DQ6 E10 SA_DQ6
M_A_DQ7 A8 SA_DQ7
M_A_DQ8 D8 SA_DQ8
M_A_DQ9 F10 SA_DQ9
M_A_DQ10 E6 SA_DQ10
M_A_DQ11 E7 SA_DQ11
M_A_DQ12 E9 SA_DQ12
M_A_DQ13 B7 SA_DQ13
M_A_DQ14 E7 SA_DQ14
M_A_DQ15 C6 SA_DQ15
M_A_DQ16 H10 SA_DQ16
M_A_DQ17 G8 SA_DQ17
M_A_DQ18 K7 SA_DQ18
M_A_DQ19 J8 SA_DQ19
M_A_DQ20 G7 SA_DQ20
M_A_DQ21 G10 SA_DQ21
M_A_DQ22 J7 SA_DQ22
M_A_DQ23 J10 SA_DQ23
M_A_DQ24 L7 SA_DQ24
M_A_DQ25 M6 SA_DQ25
M_A_DQ26 M8 SA_DQ26
M_A_DQ27 L9 SA_DQ27
M_A_DQ28 L6 SA_DQ28
M_A_DQ29 K9 SA_DQ29
M_A_DQ30 N8 SA_DQ30
M_A_DQ31 P9 SA_DQ31
M_A_DQ32 AH5 SA_DQ32
M_A_DQ33 AF5 SA_DQ33
M_A_DQ34 AK6 SA_DQ34
M_A_DQ35 AK7 SA_DQ35
M_A_DQ36 AF6 SA_DQ36
M_A_DQ37 AG5 SA_DQ37
M_A_DQ38 AJ7 SA_DQ38
M_A_DQ39 AJ6 SA_DQ39
M_A_DQ40 AJ10 SA_DQ40
M_A_DQ41 AJ9 SA_DQ41
M_A_DQ42 AL10 SA_DQ42
M_A_DQ43 AK12 SA_DQ43
M_A_DQ44 AK8 SA_DQ44
M_A_DQ45 AL7 SA_DQ45
M_A_DQ46 AK11 SA_DQ46
M_A_DQ47 AL8 SA_DQ47
M_A_DQ48 AN8 SA_DQ48
M_A_DQ49 AM10 SA_DQ49
M_A_DQ50 AR11 SA_DQ50
M_A_DQ51 AL11 SA_DQ51
M_A_DQ52 AM9 SA_DQ52
M_A_DQ53 AN9 SA_DQ53
M_A_DQ54 AT11 SA_DQ54
M_A_DQ55 AP12 SA_DQ55
M_A_DQ56 AM12 SA_DQ56
M_A_DQ57 AN12 SA_DQ57
M_A_DQ58 AM13 SA_DQ58
M_A_DQ59 AT14 SA_DQ59
M_A_DQ60 AT12 SA_DQ60
M_A_DQ61 AL13 SA_DQ61
M_A_DQ62 AB14 SA_DQ62
M_A_DQ63 AP14 SA_DQ63

18 M_A_BS0 <<>> AC3 SA_BS0
18 M_A_BS1 <<>> AB2 SA_BS1
18 M_A_BS2 <<>> U7 SA_BS2

18 M_A_CAS# <<>> AE1C SA_CAS#
18 M_A_RAS# <<>> AB3C SA_RAS#
18 M_A_WE# <<>> AE3C SA_WE#

CLARKSFIELD

DDR SYSTEM MEMORY A

SA_CK0 AA6 <<>> M_CLK_DDR0 18
SA_CK#0 AA7 <<>> M_CLK_DDR#0 18
SA_CKE0 P7 <<>> M_CKE0 18

SA_CK1 Y6 <<>> M_CLK_DDR1 18
SA_CK#1 Y5 <<>> M_CLK_DDR#1 18
SA_CKE1 P6 <<>> M_CKE1 18

SA_CS#0 AF2 <<>> M_CS#0 18
SA_CS#1 AE8 <<>> M_CS#1 18

SA_ODT0 AD8 <<>> M_ODT0 18
SA_ODT1 AF9 <<>> M_ODT1 18

SA_DM0 B9 M_A_DM0
SA_DM1 D7 M_A_DM1
SA_DM2 H7 M_A_DM2
SA_DM3 M7 M_A_DM3
SA_DM4 AG6 M_A_DM4
SA_DM5 AM7 M_A_DM5
SA_DM6 AN10 M_A_DM6
SA_DM7 AN13 M_A_DM7

<<>> M_A_DM[7..0] 18

<<>> M_A_DQS#[7..0] 18

<<>> M_A_DQS[7..0] 18

<<>> M_A_A[15..0] 18

SA_DQS#0 C9 M_A_DQS#0
SA_DQS#1 F8 M_A_DQS#1
SA_DQS#2 B9 M_A_DQS#2
SA_DQS#3 AH7 M_A_DQS#3
SA_DQS#4 AK9 M_A_DQS#4
SA_DQS#5 AP11 M_A_DQS#5
SA_DQS#6 AT13 M_A_DQS#6
SA_DQS#7

SA_DQS0 C8 M_A_DQS0
SA_DQS1 F9 M_A_DQS1
SA_DQS2 H9 M_A_DQS2
SA_DQS3 M9 M_A_DQS3
SA_DQS4 AH8 M_A_DQS4
SA_DQS5 AK10 M_A_DQS5
SA_DQS6 AN11 M_A_DQS6
SA_DQS7 AR13 M_A_DQS7

SA_MA0 Y3 M_A_A0
SA_MA1 W1 M_A_A1
SA_MA2 AA8 M_A_A2
SA_MA3 AA3 M_A_A3
SA_MA4 V1 M_A_A4
SA_MA5 AA9 M_A_A5
SA_MA6 V8 M_A_A6
SA_MA7 T1 M_A_A7
SA_MA8 Y9 M_A_A8
SA_MA9 U6 M_A_A9
SA_MA10 AD4 M_A_A10
SA_MA11 T2 M_A_A11
SA_MA12 U3 M_A_A12
SA_MA13 AG8 M_A_A13
SA_MA14 T3 M_A_A14
SA_MA15 V9 M_A_A15



CLARKUNF

19 M_B_DQ[63..0] <<>> M_B_DQ[63..0]

M_B_DQ0 B5 SB_DQ0
M_B_DQ1 A5 SB_DQ1
M_B_DQ2 C3 SB_DQ2
M_B_DQ3 B3 SB_DQ3
M_B_DQ4 E4 SB_DQ4
M_B_DQ5 A4 SB_DQ5
M_B_DQ6 A6 SB_DQ6
M_B_DQ7 C4 SB_DQ7
M_B_DQ8 D1 SB_DQ8
M_B_DQ9 D2 SB_DQ9
M_B_DQ10 F2 SB_DQ10
M_B_DQ11 F1 SB_DQ11
M_B_DQ12 C2 SB_DQ12
M_B_DQ13 F5 SB_DQ13
M_B_DQ14 F3 SB_DQ14
M_B_DQ15 G4 SB_DQ15
M_B_DQ16 H6 SB_DQ16
M_B_DQ17 G2 SB_DQ17
M_B_DQ18 J6 SB_DQ18
M_B_DQ19 J3 SB_DQ19
M_B_DQ20 G1 SB_DQ20
M_B_DQ21 G5 SB_DQ21
M_B_DQ22 J2 SB_DQ22
M_B_DQ23 J1 SB_DQ23
M_B_DQ24 J5 SB_DQ24
M_B_DQ25 K2 SB_DQ25
M_B_DQ26 L3 SB_DQ26
M_B_DQ27 M1 SB_DQ27
M_B_DQ28 K5 SB_DQ28
M_B_DQ29 K4 SB_DQ29
M_B_DQ30 M4 SB_DQ30
M_B_DQ31 N5 SB_DQ31
M_B_DQ32 AF3 SB_DQ32
M_B_DQ33 AG1 SB_DQ33
M_B_DQ34 AJ3 SB_DQ34
M_B_DQ35 AK1 SB_DQ35
M_B_DQ36 AG4 SB_DQ36
M_B_DQ37 AG3 SB_DQ37
M_B_DQ38 AJ4 SB_DQ38
M_B_DQ39 AH4 SB_DQ39
M_B_DQ40 AK3 SB_DQ40
M_B_DQ41 AK4 SB_DQ41
M_B_DQ42 AM6 SB_DQ42
M_B_DQ43 AN2 SB_DQ43
M_B_DQ44 AK5 SB_DQ44
M_B_DQ45 AK2 SB_DQ45
M_B_DQ46 AM4 SB_DQ46
M_B_DQ47 AM3 SB_DQ47
M_B_DQ48 AP3 SB_DQ48
M_B_DQ49 AN5 SB_DQ49
M_B_DQ50 AT4 SB_DQ50
M_B_DQ51 AN6 SB_DQ51
M_B_DQ52 AN4 SB_DQ52
M_B_DQ53 AN3 SB_DQ53
M_B_DQ54 AT5 SB_DQ54
M_B_DQ55 AT6 SB_DQ55
M_B_DQ56 AN7 SB_DQ56
M_B_DQ57 AP6 SB_DQ57
M_B_DQ58 AP8 SB_DQ58
M_B_DQ59 AT9 SB_DQ59
M_B_DQ60 AT7 SB_DQ60
M_B_DQ61 AP9 SB_DQ61
M_B_DQ62 AR10 SB_DQ62
M_B_DQ63 AT10 SB_DQ63

19 M_B_BS0 <<>> AB1 SB_BS0
19 M_B_BS1 <<>> W5 SB_BS1
19 M_B_BS2 <<>> R7 SB_BS2

19 M_B_CAS# <<>> AC5 SB_CAS#
19 M_B_RAS# <<>> Y7C SB_RAS#
19 M_B_WE# <<>> AC6 SB_WE#

CLARKSFIELD

DDR SYSTEM MEMORY - B

SB_CK0 W8 <<>> M_CLK_DDR2 19
SB_CK#0 W9 <<>> M_CLK_DDR#2 19
SB_CKE0 M3 <<>> M_CKE2 19

SB_CK1 Y7 <<>> M_CLK_DDR3 19
SB_CK#1 V6 <<>> M_CLK_DDR#3 19
SB_CKE1 M2 <<>> M_CKE3 19

SB_CS#0 AB8 <<>> M_CS#2 19
SB_CS#1 AD6 <<>> M_CS#3 19

SB_ODT0 AC7 <<>> M_ODT2 19
SB_ODT1 AD1 <<>> M_ODT3 19

SB_DM0 D4 M_B_DM0
SB_DM1 E1 M_B_DM1
SB_DM2 H3 M_B_DM2
SB_DM3 AL1 M_B_DM3
SB_DM4 AL2 M_B_DM4
SB_DM5 AR4 M_B_DM5
SB_DM6 AR4 M_B_DM6
SB_DM7 AT8 M_B_DM7

<<>> M_B_DM[7..0] 19

<<>> M_B_DQS#[7..0] 19

<<>> M_B_DQS[7..0] 19

<<>> M_B_A[15..0] 19

SB_DQS#0 D5 M_B_DQS#0
SB_DQS#1 F4 M_B_DQS#1
SB_DQS#2 J4 M_B_DQS#2
SB_DQS#3 L4 M_B_DQS#3
SB_DQS#4 AH2 M_B_DQS#4
SB_DQS#5 AL4 M_B_DQS#5
SB_DQS#6 AR5 M_B_DQS#6
SB_DQS#7 AR8 M_B_DQS#7

SB_DQS0 C5 M_B_DQS0
SB_DQS1 E3 M_B_DQS1
SB_DQS2 H4 M_B_DQS2
SB_DQS3 M5 M_B_DQS3
SB_DQS4 AC2 M_B_DQS4
SB_DQS5 AL5 M_B_DQS5
SB_DQS6 AP5 M_B_DQS6
SB_DQS7 AR7 M_B_DQS7


SB_MA0 U5 M_B_A0
SB_MA1 V2 M_B_A1
SB_MA2 T5 M_B_A2
SB_MA3 V3 M_B_A3
SB_MA4 R1 M_B_A4
SB_MA5 T8 M_B_A5
SB_MA6 R2 M_B_A6
SB_MA7 R6 M_B_A7
SB_MA8 R4 M_B_A8
SB_MA9 R5 M_B_A9
SB_MA10 AB5 M_B_A10
SB_MA11 P3 M_B_A11
SB_MA12 R3 M_B_A12
SB_MA13 AE7 M_B_A13
SB_MA14 P5 M_B_A14
SB_MA15 N1 M_B_A15




<Core Design>




SSID = CPU




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 : Normal Operation
	0 : Lane Numbers Reversed 15 -> 0, 14 -> 1, ...




CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port






CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.




SSID = CPU



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V




<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC_CORE)			
Size	Document Number		Rev
	Berry		A00
Date:	Monday, March 29, 2010	Sheet 12 of	92

SSID = CPU



SSID = CPU



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Berry

Date:

Wednesday, February 10, 2010

Rev

A00

Sheet

15

of

92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Berry

Date:

Wednesday, February 10, 2010

Rev

A00

Sheet

16

of

92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Berry

Date: Wednesday, February 10, 2010


Rev
A00

Sheet 17 of 92

Reserved



SSID = MEMORY




Note:
If SA0 DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0 DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Layout Note:
Place these Caps near
SO-DIMMB.


Note: SO-DIMMB SPD Address is 0xA4 SO-DIMMB TS Address is 0x34	SO-DIMMB is placed farther from the Processor than SO-DIMMA
---	---

SSID = PCH




<Core Design>

SSID = PCH



SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (GPIO/CPU)

Size	Document Number
------	-----------------


Berry

A00

Date: Monday, March 29, 2010

Sheet 25 of 92

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER1)

Size	Document Number
------	-----------------


Berry

Rev	
A00	

Date: Wednesday, February 10, 2010

Sheet 26 of 92

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

PCH (POWER2)

Size	Document Number
------	-----------------



Size Document Number
Berry

Date: Wednesday, February 10, 2010

Sheet 27 of 90

Sheet	27	01	9
1			

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (VSS)

Size	Document Number
------	-----------------

Document Number: **Berry**

Date: Wednesday, February 10, 2010

Sheet 28

Rev	
-----	--

A00

1100
2

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Berry

Rev
A00

Date: Wednesday, February 10, 2010

Sheet 29 of 92

SSID = AUDIO



◀Core Design▶



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				Audio Codec 92HD81B1			
Size	Document Number						Rev
Custom	Berry						A00
Date:	Monday, March 29, 2010			Sheet	30	of	92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry

Rev
A00

Date: Wednesday, February 10, 2010

Sheet 31 of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Berry

Rev
A00

Date: Wednesday, February 10, 2010Sheet 32 of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00

Sheet 33 of 92

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Berry

Date: Wednesday, February 10, 2010

Rev

A00

Sheet 34 of 92

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00

Sheet 35 of 92

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00

Sheet 36 of 92

Reserved



(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Berry		A00
Date: Wednesday, February 10, 2010		Sheet	38 of 92

SSID = Thermal

1. Place near CPU PWM CORE and PCH.

Layout notice :
Both DN1 and DP1 routing 10 mil
trace width and 10 mil spacing.



2. System Sensor (UMA Only)

Layout notice :
Both DN2 and DP2 routing 10 mil
trace width and 10 mil spacing.


Reserved DISCRETE

82 VGA_THERMDC <<<

82 VGA_THERMDA <<<


3. VGA Sensor (DISCRETE Only)

Layout notice :
Both VGA_THERMDA and VGA_THERMDC routing
10 mil trace width and 10 mil spacing.



4. HW T8 sensor

Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.



32K suspend clock output

84.2N702.D31

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

R3908 10KR2J-3-GP

R3909 10KR2J-3-GP

A00-20100204

R3911 0R0402-PAD

+3.3V_RUN
R3901 10KR2J-3-GP

x01 change tolerant 20091117

C3902 SC10U6D3V5MX-3GP

C3901 SCD1U10V2KX-5GP

+3.3V_RUN

R3902 49D9R2F-GP

EMC2102 VDD_3D3

C3903 SCD1U10V2KX-5GP

EMC2102_FAN_TACH

<<< EMC2102_FAN_TACH 58

EMC2102_FAN_DRIVE

>>> EMC2102_FAN_DRIVE 58

THERM_SCL 37

THERM_SDA 37

THERM_POWER_OK#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

THERMTRIP#

Main G7922R61U for GMT P/N:74.07922.0B3
SEC. EMC2102 for SMSC P/N:74.02102.A73

GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

x01 change tolerant 20091117

TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$

T8 shutdown is set 88 deg-C.

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Thermal/Fan Controller EMC2102			
Size	Document Number	Rev	A00
Custom	Berry		
Date:	Tuesday, April 06, 2010	Sheet	39 of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Berry	A00

Date: Wednesday, February 10, 2010	Sheet 40 of 92
------------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Berry

Date: Wednesday, February 10, 2010

Rev

A00


Sheet

41


of

92

SSID = Reset.Suspend



Run Power



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Plane Enable

Size
A3

Document Number
Berry

Rev
A00

Date: Monday, March 29, 2010

Sheet 42 of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry


Date: Wednesday, February 10, 2010

Rev
A00

Sheet 43 of 92


Reserved

Batt Connector



For actual location, need to be swap all pin

Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number

Berry


Rev

A00

Date: Monday, March 29, 2010

Sheet 44 of 92

SSID = Charger




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				CHARGER BQ24745			
Size	Document Number						Rev
Custom	Berry						A00
Date: Monday, March 29, 2010				Sheet 45		of 92	





I/P cap: 100 25V K1206 XSR/ 78.10622.52L
Inductor: 3.30uH POC6147-3K200 Cytotec 10.8mohm/11.8mohm Isat ~16Arms 68.3K310.20C
O/P cap: 2200 6.3V PSLV0227M(5) 25mohm 2.236Arms NEC_TORIN/77.C2271.00L
O/P cap: 1000 6.3V TEP5LB20107M(45)BR 45mohm 1.374Arms NEC_TORIN/77.C1071.081
R/S: FDS8880 9.6mohm/12mohm@4.5Vgs/ 84.08880.037
L/S: FDS6676AS 5.9mohm/7.25mohm@4.5Vgs/ 84.06676.A37

TONESEL			SRPSSEL			VREF (V)		
CH1	CH2		VRSS2 or VRSS5	VREF (V)		CH1	CH2	
CH1	CH2		Operating Mode	Auto Skip		CH1	CH2	
CH1	CH2		Operating Mode	Auto Skip		CH1	CH2	
CH1	CH2		Operating Mode	Auto Skip		CH1	CH2	

TONESEL			SRPSSEL			VREF (V)		
CH1	CH2		VRSS2 or VRSS5	VREF (V)		CH1	CH2	
CH1	CH2		Operating Mode	Auto Skip		CH1	CH2	
CH1	CH2		Operating Mode	Auto Skip		CH1	CH2	
CH1	CH2		Operating Mode	Auto Skip		CH1	CH2	

I/P cap: 100 25V K1206 XSR/ 78.10622.52L
Inductor: 2.2uH POC6147-3K200 Cytotec 10.8mohm/11.8mohm Isat ~16Arms 68.3K310.20C
O/P cap: 2200 6.3V PSLV0227M(5) 25mohm 2.236Arms NEC_TORIN/77.C2271.00L
O/P cap: 1000 6.3V TEP5LB20107M(45)BR 45mohm 1.374Arms NEC_TORIN/77.C1071.081
R/S: FDS8880 9.6mohm/12mohm@4.5Vgs/ 84.08880.037
L/S: FDS6676AS 5.9mohm/7.25mohm@4.5Vgs/ 84.06676.A37



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry


Date: Wednesday, February 10, 2010

Rev
A00

Sheet 48 of 92

Reserved

TPS51218 for +1.05V_VTT


$$V_{out} = 0.704V * (R1 + R2) / R2$$

Frequency setting	
470K	-->290KHz
200K	-->340KHz
100K	-->380KHz
39K	-->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 6.5uH PCMC1047-R56mN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEF5X0033131ER 9mOhm 3Arms PANASONIC/ 79.33719.101
H/S: S1S406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm 4.5Vgs/ 84.00406.037
L/S: S1S402DN/ POWERPAK-8/ 6.4mOhm/8mOhm@4.5Vgs/ 84.00402.037

[illegible]

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104D--R56MM Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 220U 2V EEFCKX0D221ER 15mohm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SI8460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->400KHz

22.37 PM_SLP_S4#

x02-20091223


1 PS5007 2 GR040-PAD

1D5V_EN


PC5006 SCD1U10V2KX-5GP

DI


x01 change tolerant 20091117



Design Current = 14.45A
22.71A < OCP < 26.84A



x01 change to 330uF 20091124



Close to VFB Pin (pin5)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51116 +1.5V SUS			
Size	Document Number		Rev
Custom	Berry		A00
Date: Monday, March 29, 2010		Sheet 50 of 92	

```
SSID = PWR.Plane.Regulator_1p8v
```

APL5930 for +1.8V_RUN



Design Current =1.23A

$$V_{out} = 0.8V * (R1 + R2) / R2$$

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
--------------	--

APL5930 +1.8V RUN

Size
A3

Document Number
Berry

Rev
A00

Date: Monday, March 29, 2010

Sheet 51 of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00


Sheet 52 of 92

Reserved


[illegible]

SSID = VIDEO

LVDS CONNECTOR




Camera Power




x01 change tolerant 20091117

Close to LVDS connector




LCD_BRIGHTNESS
LCD_TST_C




SSID = Inverter

INVERTER POWER



SSID = VIDEO


LCD POWER




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD/Inverter Connector			
Size A3	Document Number Berry	Rev A00	
Date: Monday, March 29, 2010	Sheet 54	of	92


LVDS Channel A



Panel BL brightness/Power En/BL En



LVDS Channel B



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00

Sheet 56 of 92

LVDS Switch

HDMI Level Shifter & CONNECTOR



x01 change tolerant 20091117



Impedance: 100 ohm




22.10296.211



SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




SSID = Thermal


Fan Connector



SATA HDD Connector




ODD Connector




SSID = AUDIO

Speaker Connector


A00-20100406



**LINE1
OUT**





MIC IN



Internal Microphone

MIC1 is in DIP

23.42143.001



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack

Size
A3

Document Number	Boone
-----------------	-------

Rev	400
-----	-----

Date: Monday, April 26, 2010

Sheet	60	of	92
-------	----	----	----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Berry

Date:

Wednesday, February 10, 2010

Rev

A00

Sheet


61

of


92

SSID = Flash.ROM


SPI FLASH ROM (4M byte) for PCH



SPI FLASH ROM (256K byte) for KBC



SSID = RBATT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number
Berry

Rev	
A00	


Date: Monday, March 29, 2010

Sheet 62 of 92


SSID = USB

IO Board USB Power

USB POWER SW
Main UP7534BRA8-15 P/N:74.07534.079
SEC AP2101MPG-13 P/N: 74.02101.079



CRT Board USB Power



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Reserved</i>			
Size A4	Document Number <i>Berry</i>		Rev <i>A00</i>
Date: Wednesday, February 10, 2010		Sheet 64 of	92

(Blanking)

<Core Design>





Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Berry	A00
Date: Wednesday, February 10, 2010		Sheet 65 of 92


Power LED (White)





SATA HDD LED (White)




Battery LED1 (White)



Battery LED2 (Amber)



Power button LED (White)



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry

Date: Wednesday, February 10, 2010


Rev
A00

Sheet 67 of 92

SSID = KBC


Internal Keyboard Connector

A00-20100203




SSID = Touch.Pad

TouchPad Connector



KB Backlight Connector

A00-20100205



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad


Size
A3

Document Number
Berry

Rev
A00

Date: Monday, March 29, 2010

Sheet 68 of 92



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector			
Size A4	Document Number Berry		Rev A00
Date: Monday, March 29, 2010		Sheet 70 of	92

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A4	Document Number Berry		Rev A00
Date: Wednesday, February 10, 2010		Sheet 71 of	92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3


Document Number
Berry

Rev
A00

Date: Wednesday, February 10, 2010Sheet 72 of 92

SSID = User.Interface

Bluetooth Module conn.



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Bluetooth	
Size	Document Number	Rev		
A3	Berry	A00		
Date:	Monday, March 29, 2010	Sheet	73	of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	Berry	A00
Date:	Wednesday, February 10, 2010	Sheet 74 of 92

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Berry		Rev A00
Date: Wednesday, February 10, 2010		Sheet 75 of	92



IO Board CONN 80 pin




CRT Board Connector




CRT RGB



CRT DDCDATA & DDCCLK level shift




CRT Hsync & Vsync level shift





SSID = SDIO

Card Reader connector




<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CARD Reader CONN			
Size A4	Document Number Berry		Rev A00
Date: Monday, March 29, 2010		Sheet 78 of	92




CPU Thermal module hole







GPU Thermal module hole




stand off












EMI Reserve



EMI Reserve



X01 RF Reserved-20091118



<Core Design>



8 PEG_TXP[0..15] >>>
8 PEG_TXN[0..15] >>>

VGA1A

1 OF 8

>>> PEG_RXP[0..15] 8
>>> PEG_RXN[0..15] 8

x01 change tolerant 20091117

PEG_TXP0 AA38 PCIE_RX0P
PEG_TXN0 Y37 PCIE_RX0N

PEG_TXP1 Y35 PCIE_RX1P
PEG_TXN1 W36 PCIE_RX1N

PEG_TXP2 W38 PCIE_RX2P
PEG_TXN2 V37 PCIE_RX2N

PEG_TXP3 V35 PCIE_RX3P
PEG_TXN3 U36 PCIE_RX3N

PEG_TXP4 U38 PCIE_RX4P
PEG_TXN4 T37 PCIE_RX4N

PEG_TXP5 T35 PCIE_RX5P
PEG_TXN5 R36 PCIE_RX5N

PEG_TXP6 R38 PCIE_RX6P
PEG_TXN6 P37 PCIE_RX6N

PEG_TXP7 P35 PCIE_RX7P
PEG_TXN7 N36 PCIE_RX7N

PEG_TXP8 N38 PCIE_RX8P
PEG_TXN8 M37 PCIE_RX8N

PEG_TXP9 M35 PCIE_RX9P
PEG_TXN9 L36 PCIE_RX9N

PEG_TXP10 L38 PCIE_RX10P
PEG_TXN10 K37 PCIE_RX10N

PEG_TXP11 K35 PCIE_RX11P
PEG_TXN11 J36 PCIE_RX11N

PEG_TXP12 J38 PCIE_RX12P
PEG_TXN12 H37 PCIE_RX12N

PEG_TXP13 H35 PCIE_RX13P
PEG_TXN13 G36 PCIE_RX13N

PEG_TXP14 G38 PCIE_RX14P
PEG_TXN14 F37 PCIE_RX14N

PEG_TXP15 F35 PCIE_RX15P
PEG_TXN15 E37 PCIE_RX15N

PCI EXPRESS INTERFACE

Y33 PEG C RXP0 C8001 DIS SCD1U10V2KX-5GP PEG_RXP0
Y32 PEG C RXN0 C8002 DIS SCD1U10V2KX-5GP PEG_RXN0

W33 PEG C RXP1 C8003 DIS SCD1U10V2KX-5GP PEG_RXP1
W32 PEG C RXN1 C8004 DIS SCD1U10V2KX-5GP PEG_RXN1

U33 PEG C RXP2 C8005 DIS SCD1U10V2KX-5GP PEG_RXP2
U32 PEG C RXN2 C8006 DIS SCD1U10V2KX-5GP PEG_RXN2

U30 PEG C RXP3 C8008 DIS SCD1U10V2KX-5GP PEG_RXP3
U29 PEG C RXN3 C8007 DIS SCD1U10V2KX-5GP PEG_RXN3

T33 PEG C RXP4 C8009 DIS SCD1U10V2KX-5GP PEG_RXP4
T32 PEG C RXN4 C8010 DIS SCD1U10V2KX-5GP PEG_RXN4

T30 PEG C RXP5 C8011 DIS SCD1U10V2KX-5GP PEG_RXP5
T29 PEG C RXN5 C8012 DIS SCD1U10V2KX-5GP PEG_RXN5

P33 PEG C RXP6 C8013 DIS SCD1U10V2KX-5GP PEG_RXP6
P32 PEG C RXN6 C8014 DIS SCD1U10V2KX-5GP PEG_RXN6

P30 PEG C RXP7 C8016 DIS SCD1U10V2KX-5GP PEG_RXP7
P29 PEG C RXN7 C8015 DIS SCD1U10V2KX-5GP PEG_RXN7

N33 PEG C RXP8 C8018 DIS SCD1U10V2KX-5GP PEG_RXP8
N32 PEG C RXN8 C8017 DIS SCD1U10V2KX-5GP PEG_RXN8

N30 PEG C RXP9 C8020 DIS SCD1U10V2KX-5GP PEG_RXP9
N29 PEG C RXN9 C8019 DIS SCD1U10V2KX-5GP PEG_RXN9

L33 PEG C RXP10 C8021 DIS SCD1U10V2KX-5GP PEG_RXP10
L32 PEG C RXN10 C8022 DIS SCD1U10V2KX-5GP PEG_RXN10

L30 PEG C RXP11 C8023 DIS SCD1U10V2KX-5GP PEG_RXP11
L29 PEG C RXN11 C8024 DIS SCD1U10V2KX-5GP PEG_RXN11

K33 PEG C RXP12 C8025 DIS SCD1U10V2KX-5GP PEG_RXP12
K32 PEG C RXN12 C8026 DIS SCD1U10V2KX-5GP PEG_RXN12


J33 PEG C RXP13 C8028 DIS SCD1U10V2KX-5GP PEG_RXP13
J32 PEG C RXN13 C8027 DIS SCD1U10V2KX-5GP PEG_RXN13

K30 PEG C RXP14 C8030 DIS SCD1U10V2KX-5GP PEG_RXP14
K29 PEG C RXN14 C8029 DIS SCD1U10V2KX-5GP PEG_RXN14

H33 PEG C RXP15 C8032 DIS SCD1U10V2KX-5GP PEG_RXP15
H32 PEG C RXN15 C8031 DIS SCD1U10V2KX-5GP PEG_RXN15

23 CLK_PCIE_VGA >>> AB35
23 CLK_PCIE_VGA# >>> AA36

X02-20091208




CLOCK
PCIE_REFCLKP
PCIE_REFCLKN

NC#AJ21
NC#AK21
PWRGOOD
PERST#

MADISON-PRO-2-GP

CALIBRATION


PCIE_CALRP
PCIE_CALRN




DIS

CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing		X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled		X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.		0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.		?	0
RESERVED	GPIO8	RESERVED		0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller		0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size		X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED		0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device		X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.		X	0
RSVD	H2SYNC	RESERVED		0	0
RSVD	GENERICC	RESERVED		0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI		X	1
AUD[0]	VSYSN			X	1

PIN STRAPS









<Core Design>



MEMORY ID Table




DVPDATA[0:3]	Description
0001	DDR3 Hynix-H5TQ1G63BFR-12C (800MHz) 64M*16
0011	DDR3 Hynix-H5TQ2G63BFR-12C (800MHz) 128M*16
0010	DDR3 SAMSUNG K4W2G1646B-HC12 (800MHz) 128M*16
0000	DDR3 SAMSUNG-K4W1G1646B-HC12 (800MHz) 64M*16

DVPDATA[0:3] Default: Pull down




Clock Input Configuration - GDDR3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)

LVDS Interface




Core Design




- NOTE1:**
Back Bias is not supported on M97, Broadway, Madison and Park
For the M96 Back Bias circuitry, refer to REF134
- NOTE2:**
FB_VDDC, FB_VDDCI and FB_GND are not support on M96
- NOTE3:**
M97 VDDC and VDDCI ball assignments are different from M96.
If M96 is populated on this design, VDDC and VDDCI will be shorted on the substrate.
- NOTE4:**
For M2 design compatibility, refer to the document AN_M96_Ax and AN_M97_Ax


VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison and Park, VDDCI and VDDC can share one common regulator




M96



x01 change tolerant 20091117







M96



x01 change tolerant 20091117

<Core Design>




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
GPU-VRAM5,6 (3/4)

Size A3 Document Number **Berry** Rev **A00**


Date: Monday, March 29, 2010 Sheet 87 of 92




DIS



x01 change tolerant 20091117



DIS



x01 change tolerant 20091117

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
GPU-VRAM7,8 (4/4)

Size A3 Document Number **Berry** Rev **A00**

Date: Monday, March 29, 2010 Sheet 88 of 92

SSID = Video.PWR.Regulator

RT8208BGQW for +VGA_CORE



Park-XT

PWRCNTL_0	PWRCNTL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
H	L	1.05V
L	L	1.12V

Madison-LP

PWRCNTL_0	PWRCNTL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
L	L	1.12V

M96-LP

PWRCNTL_0	PWRCNTL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
L	L	1.0V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SI7686DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
RT8208B +VGA CORE		
Size A3	Document Number	Rev A00
Date: Wednesday, March 31, 2010	Sheet 89 of 92	

[illegible]

D15 Intel-Power Up Sequence


(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00

Change History

Sheet 92 of 92