


1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K23

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
A	0000774489	PRODUCTION RELEASED	2009-08-20

Page	Contents	Sync	Date
1	Table of Contents	MASTER	N/A
2	System Block Diagram	K22	09/02/2009
3	Power Block Diagram	K22	09/02/2009
4	BOM Configuration	MASTER	N/A
5	Power Conn / Alias	MASTER	N/A
6	Holes	MASTER	N/A
7	UNUSED SIGNAL ALIAS	K22	09/02/2009
8	Signal Aliases	MASTER	N/A
9	CPU FSB	K22	09/02/2009
10	CPU TEST & MISC.	K22	09/02/2009
11	CPU POWER, GND, DECAPS	K22	09/02/2009
12	extended Debug Port (XDP)	K22	09/02/2009
13	MCP CPU Interface	K22	09/02/2009
14	MCP Memory Interface	K22	09/02/2009
15	MCP MEMORY CNTRL & MISC	K22	09/02/2009
16	MCP PCIe Interfaces	K22	09/02/2009
17	MCP Ethernet & Graphics	K22	09/02/2009
18	MCP PCI & LPC	K22	09/02/2009
19	MCP SATA & USB	K22	09/02/2009
20	MCP HDA & MISC	K22	09/02/2009
21	MCP Power & Ground	K22	09/02/2009
22	MCP Standard Decoupling	K22	09/02/2009
23	MCP Graphics Support	K22	09/02/2009
24	SB Misc	K22	09/02/2009
25	FSB/DDR3 Vref Margining	K22	09/02/2009
26	MEMORY CAPS	MASTER	N/A
27	DDR3 SO-DIMMs 0 & 2	K22	07/06/2009
28	DDR3 SO-DIMM CONNECTOR B	K22	09/02/2009
29	DDR3 SUPPORT AND BITSWAPS	MASTER	N/A
30	PCI-E Wireless Connector	K22	05/28/2009
31	Ethernet PHY (RTL8211CL)	K22	09/02/2009
32	Ethernet Support	K22	09/02/2009
33	ETHERNET CONNECTOR	MASTER	N/A
34	FireWire LLC/PHY (XIO2213B)	K22	09/02/2009
35	FW: 1394B MISC	K22	09/02/2009
36	FIREWIRE CONNECTOR	K22	09/02/2009
37	SATA Connectors	K22	09/02/2009
38	EXTERNAL USB CONNECTORS	K22	09/02/2009
39	Internal USB Connections	K22	09/02/2009
40	SMC	MARKVIDEO	03/12/2009
41	SMC Support	MARKVIDEO	03/12/2009
42	LPC+SPI Debug Connector	K22	09/02/2009
43	SMBus Connections	MASTER	N/A
44	CPU/MXM CURRENT AND VOLTAGE SENSE	K22	09/02/2009
45	MCP CURRENT AND VOLTAGE SENSE	K22	09/02/2009

LAST_MODIFIED=Wed Sep 2 16:45:56 2009			
Page	Contents	Sync	
			Date
46	Thermal Sensors	K22	09/02/2009
47	HD AND OD FAN	K22	09/02/2009
48	CPU FAN	K22	09/02/2009
49	SPI ROM	K22	09/02/2009
50	AUDIO: CODEC/REGULATOR	K22	09/02/2009
51	AUDIO: FILTER/BUFFER	SKIPAUDIO	04/20/2009
52	AUDIO: Tweeter Amp 1	SKIPAUDIO	04/20/2009
53	AUDIO: Woofer Amp	SKIPAUDIO	04/20/2009
54	Audio: MLB to I/O Conn.	K22	09/02/2009
55	AUDIO: Detects/Grounding	SKIPAUDIO	04/20/2009
56	AUDIO: Mikey	K22	09/02/2009
57	POWER SEQUENCING BLOCK DIAGRAM	K22	09/02/2009
58	PGOOD and Power Sequencing	K22	09/02/2009
59	VREG: PPVCORE_S0_CPU	K22	09/02/2009
60	VREG: PPVCORE_S0_CPU	K22	09/02/2009
61	5V_S3 REGULATOR	K22	09/02/2009
62	MCP CORE REGULATOR	K22	09/02/2009
63	1.5V DDR SUPPLY	K22	09/02/2009
64	FSB VTT/3.3V S5 SUPPLIES	K22	09/02/2009
65	S3 & S0 FETS	K22	09/02/2009
66	1V1 S5 POWER SUPPLY	K22	09/02/2009
67	MXM PCIE, DP & Power	K22	09/02/2009
68	MXM I/O	K22	09/02/2009
69	MXM PCIE CAPS	K22	09/02/2009
70	Display: Aliases	MARKVIDEO	03/12/2009
71	Display: Int DP Connector	MARKVIDEO	03/12/2009
72	Display: BiDiVi Mux1	MARKVIDEO	03/12/2009
73	BIDIVI DP MUX2	MASTER	N/A
74	Display: Ext DP Connector	MARKVIDEO	03/12/2009
75	Display: BiDiVi Support	MARKVIDEO	03/12/2009
76	CPU/FSB Constraints	K22	09/02/2009
77	Memory Constraints	K22	09/02/2009
78	MCP Constraints 1	K22	09/02/2009
79	MCP Constraints 2	K22	09/02/2009
80	Ethernet Constraints	K22	09/02/2009
81	FireWire Constraints	K22	09/02/2009
82	SMC Constraints	K22	09/02/2009
83	Graphics Constraints	MASTER	N/A
84	K22/K23 SPECIFIC CONSTRAINTS	K22	09/02/2009
85	K22/K23 RULE DEFINITIONS	K22	09/02/2009
86	K22/K23 ICT/ECT	K22	09/02/2009



SYNC MASTER=K22

SYNC DATE=09/02/2009

System Block Diagram

 Apple Inc.

DRAWING NUMBER
051-7863

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
2 OF 110


SHEET

110

OF


DESIGN SHEETS

[illegible]








4mm Plated Holes (998-0850)




Nuts (805-9582)




EMC Springs (870-1125)



Standoffs (860-1255)



Nuts (835-0269)



SYNC MASTER=MASTER	SYNC DATE=N/A																
PAGE TITLE																	
Holes																	
Apple Inc.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%; padding: 5px;">DRAWING NUMBER</td> <td style="width: 40%; padding: 5px;">SIZE</td> </tr> <tr> <td style="text-align: center; padding: 5px;">051-7863</td> <td style="text-align: center; padding: 5px;">D</td> </tr> <tr> <td colspan="2" style="padding: 5px;">REVISION</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 5px;">A.0.0</td> </tr> <tr> <td colspan="2" style="padding: 5px;">BRANCH</td> </tr> <tr> <td colspan="2" style="padding: 5px;">PAGE</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 5px;">7 OF 110</td> </tr> <tr> <td colspan="2" style="padding: 5px;">SHEET</td> </tr> </table>	DRAWING NUMBER	SIZE	051-7863	D	REVISION		A.0.0		BRANCH		PAGE		7 OF 110		SHEET	
DRAWING NUMBER	SIZE																
051-7863	D																
REVISION																	
A.0.0																	
BRANCH																	
PAGE																	
7 OF 110																	
SHEET																	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED																	
SECURE DESIGN SHEET SHEET> OF <TOTAL DESIGN SHEETS>																	

	8	7	6	5	4	3	2	1	
	NC ON UNUSED ALIASES MCP_TV_DAC_RSET NC MCP_TV_DAC_RSET MAKE_BASE=TRUE NO_TEST=TRUE MCP_TV_DAC_VREF NC MCP_TV_DAC_VREF MAKE_BASE=TRUE NO_TEST=TRUE MCP_CLK27M_XTALIN NC MCP_CLK27M_XTALIN MAKE_BASE=TRUE NO_TEST=TRUE MCP_CLK27M_XTALOUT NC MCP_CLK27M_XTALOUT MAKE_BASE=TRUE NO_TEST=TRUE CRT_IG_R_C_PR NC CRT_IG_R_C_PR MAKE_BASE=TRUE NO_TEST=TRUE CRT_IG_G_Y_Y NC CRT_IG_G_Y_Y MAKE_BASE=TRUE NO_TEST=TRUE CRT_IG_B_COMP_PB NC CRT_IG_B_COMP_PB MAKE_BASE=TRUE NO_TEST=TRUE CRT_IG_HSYNC NC CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE CRT_IG_VSYNC NC CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE TP_MCP_RGB_HSYNC NC MCP_RGB_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE TP_MCP_RGB_VSYNC NC MCP_RGB_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_AD<31..15> NC PCI_AD<31..15> MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_IRDY_L NC PCI_IRDY_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_C_BE_L<1..0> NC PCI_C_BE_L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_SERR_L NC PCI_SERR_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_DEVSEL_L NC PCI_DEVSEL_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_PERR_L NC PCI_PERR_L MAKE_BASE=TRUE NO_TEST=TRUE TP_LPC_DRQ0_L NC LPC_DRQ0_L MAKE_BASE=TRUE NO_TEST=TRUE TP_MCP_BUF_SIO_CLK NC MCP_BUF_SIO_CLK MAKE_BASE=TRUE NO_TEST=TRUE TP_ENET_INTR_L NC ENET_INTR_L MAKE_BASE=TRUE NO_TEST=TRUE TP_ENET_PWRDWN_L NC ENET_PWDWN_L MAKE_BASE=TRUE NO_TEST=TRUE TP_MCP_KBDRSTIN_L NC MCP_KBDRSTIN_L MAKE_BASE=TRUE NO_TEST=TRUE TP_MCP_GPIO_18 NC MCP_GPIO_18 MAKE_BASE=TRUE NO_TEST=TRUE TP_MLB_RAM_SIZE NC MLB_RAM_SIZE MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_C_BE_L<3> NC PCI_C_BE_L<3> MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_CLK0 NC PCI_CLK0 MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_CLK1 NC PCI_CLK1 MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_FRAME_L NC PCI_FRAME_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_GNT0_L NC MCP_PCI_GNT0_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_GNT1_L NC PCI_GNT1_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_INTW_L NC PCI_INTW_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_INTX_L NC PCI_INTX_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_INTY_L NC PCI_INTY_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_INTZ_L NC PCI_INTZ_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_PAR NC PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_RESET1_L NC PCI_RESET1_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_STOP_L NC PCI_STOP_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_TRDY_L NC PCI_TRDY_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCIE_CLK100M_PE4N NC PCIE_CLK100M_PE4N MAKE_BASE=TRUE NO_TEST=TRUE TP_PCIE_CLK100M_PE4P NC PCIE_CLK100M_PE4P MAKE_BASE=TRUE NO_TEST=TRUE TP_PCIE_CLK100M_PE5N NC PCIE_CLK100M_PE5N MAKE_BASE=TRUE NO_TEST=TRUE TP_PCIE_CLK100M_PE5P NC PCIE_CLK100M_PE5P MAKE_BASE=TRUE NO_TEST=TRUE TP_PCIE_CLK100M_PE6P NC PCIE_CLK100M_PE6P MAKE_BASE=TRUE NO_TEST=TRUE TP_PCIE_CLK100M_PE6N NC PCIE_CLK100M_PE6N MAKE_BASE=TRUE NO_TEST=TRUE PCIE_EXCARD_PRSENT_L NC PCIE_EXCARD_PRSENT_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PE4_CLKREQ0_L NC PE4_CLKREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PE4_PRSENT_L NC PE4_PRSENT_L MAKE_BASE=TRUE NO_TEST=TRUE TP_SB_A20GATE NC SB_A20GATE MAKE_BASE=TRUE NO_TEST=TRUE TP_USB_10N NC USB_10N MAKE_BASE=TRUE NO_TEST=TRUE TP_USB_10P NC USB_10P MAKE_BASE=TRUE NO_TEST=TRUE USB_MINI_N NC USB_MINI_N MAKE_BASE=TRUE NO_TEST=TRUE USB_MINI_P NC USB_MINI_P MAKE_BASE=TRUE NO_TEST=TRUE USB_EXCARD_N NC USB_EXCARD_N MAKE_BASE=TRUE NO_TEST=TRUE USB_EXCARD_P NC USB_EXCARD_P MAKE_BASE=TRUE NO_TEST=TRUE ODD_PWR_EN_L NC ODD_PWR_EN_L MAKE_BASE=TRUE NO_TEST=TRUE PCIE_CLK100M_EXCARD_P NC PCIE_CLK100M_EXCARD_P MAKE_BASE=TRUE NO_TEST=TRUE PCIE_CLK100M_EXCARD_N NC PCIE_CLK100M_EXCARD_N MAKE_BASE=TRUE NO_TEST=TRUE EXCARD_CLKREQ0_L NC_EXCARD_CLKREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_AD<12..10> NC PCI_AD<12..10> MAKE_BASE=TRUE NO_TEST=TRUE TP_PCI_AD<8> NC PCI_AD<8> MAKE_BASE=TRUE NO_TEST=TRUE								

TP_PCIE_PE4_R2D_CP

NC_PCIE_PE4_R2D_CP

MAKE_BASE=TRUE

NO_TEST=TRUE

TP_PCIE_PE4_R2D_CN

NC_PCIE_PE4_R2D_CN

MAKE_BASE=TRUE

NO_TEST=TRUE

TP_PCIE_PE4_D2RP

NC_PCIE_PE4_D2RP

MAKE_BASE=TRUE

NO_TEST=TRUE

TP_PCIE_PE4_D2RN

NC_PCIE_PE4_D2RN

MAKE_BASE=TRUE

NO_TEST=TRUE

PCIE_EXCARD_D2R_P

NC_PCIE_EXCARD_D2R_P

MAKE_BASE=TRUE

NO_TEST=TRUE

PCIE_EXCARD_D2R_N

NC_PCIE_EXCARD_D2R_N

MAKE_BASE=TRUE

NO_TEST=TRUE

PCIE_EXCARD_R2D_C_P

NC_PCIE_EXCARD_R2D_C_P

MAKE_BASE=TRUE

NO_TEST=TRUE

PCIE_EXCARD_R2D_C_N

NC_PCIE_EXCARD_R2D_C_N

MAKE_BASE=TRUE

NO_TEST=TRUE

USB_TPAD_N

NC_USB_TPAD_N

MAKE_BASE=TRUE

NO_TEST=TRUE

USB_TPAD_P

NC_USB_TPAD_P

MAKE_BASE=TRUE

NO_TEST=TRUE

MCP_HAS_INTERNAL_15K_PULL-DOWNS

UNUSED MEMORY SIGNALS

TP_MEM_A_CLK2P

NC_MEM_A_CLK2P

MAKE_BASE=TRUE

NO_TEST=TRUE

TP_MEM_A_CLK2N

NC_MEM_A_CLK2N

MAKE_BASE=TRUE

NO_TEST=TRUE

TP_MEM_A_CLK5P

NC_MEM_A_CLK5P

MAKE_BASE=TRUE

NO_TEST=TRUE

TP_MEM_A_CLK5N

NC_MEM_A_CLK5N

MAKE_BASE=TRUE

NO_TEST=TRUE

TP_MEM_B_CLK2P

NC_MEM_B_CLK2P

MAKE_BASE=TRUE

D

C

B

A


D

C



B

A


SIGNAL ALIAS



PEG Slot Support




K22/K23 Use one GPIO for both ports 2&3 OC
USB PORT 2 AND 3 (C AND D) SHARE OVER-CURRENT WITH PORT 2
PREVIOUSLY, PORT 3 HAD IT'S OWN BUT EFI MAPS THAT TO EXPRESSCARD
SEE RDAR://6250424







Platform Reset Connections



LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)





MCP_CPUVDD_EN WILL ASSERT AFTER MCP_PS_PWRGD IS UP





SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
Signal Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7863	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 110
		SHEET	
CURRENT DESIGN'SHEET> OF <TOT>			

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>










PAGE TITLE		DRAWING NUMBER		SIZE	
MCP CPU Interface		051-7863		D	
Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		14 OF 110		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	








Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
MCP MEMORY CNTRL & MISC			
 Apple Inc.		DRAWING NUMBER	051-7863
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE	16 OF 110
		SHEET	
		SHEET> OF <TOT	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>











SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE		MCP SATA & USB	
 Apple Inc.		DRAWING NUMBER	051-7863
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=09/02/2009

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

23 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=09/02/2009

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE


24 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=K22

SYNC DATE=09/02/2009

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


BRANCH

PAGE


27 OF 110

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


RTC Power Sources




RTC Crystal




MCP 25MHz Crystal





Reset Button



PEG POWER ALIAS/OPTION TO GND UNUSED POWER PIN



SATA ALIAS/GROUNDING UNUSED DVDD1 AND AVDD1



SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE		SB Misc	
DRAWING NUMBER		051-7863	D
REVISION		A.0.0	
BRANCH			
PAGE		28 OF 110	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF


Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN
PRODUCTION

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
A	0x00	0x00	0x00	0x00	0x00
B	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV


SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2903	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2905	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2909	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2911	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	PRODUCTION

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
FSB/DDR3 Vref Margining			
DRAWING NUMBER		SIZE	
051-7863		D	
REVISION		A.0.0	
BRANCH		PAGE	
29 OF 110		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER

SYNC DATE=N/A

MEMORY CAPS

 Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

A.0.0


BRANCH


PAGE

30 OF 110

SHEET

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_S0DIMMB_SCL - ALL DQ, DQS, DM SIGNALS: TO FACILITATE BITSTREAMS WITH ALIASES
- =I2C_S0DIMMB_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER=K22

SYNC DATE=09/02/2009

DDR3 SO-DIMM CONNECTOR B

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-7863

REVISION

A.0.0

BRANCH

PAGE

32 OF 110

SHEET

8 7 6 5 4 3 2 1

MCP CHANNEL A DQS 0 -> DIMM A DQS 0

MCP CHANNEL B DQS 0 -> DIMM B DQS 0

MCP CHANNEL A DQS 1 -> DIMM A DQS 1

MCP CHANNEL B DQS 1 -> DIMM B DQS 1

MCP CHANNEL A DQS 2 -> DIMM A DQS 2

MCP CHANNEL B DQS 2 -> DIMM B DQS 2

MCP CHANNEL A DQS 3 -> DIMM A DQS 3

MCP CHANNEL B DQS 3 -> DIMM B DQS 3

MCP CHANNEL A DQS 4 -> DIMM A DQS 4

MCP CHANNEL B DQS 4 -> DIMM B DQS 4

MCP CHANNEL A DQS 5 -> DIMM A DQS 5

MCP CHANNEL B DQS 5 -> DIMM B DQS 5

MCP CHANNEL A DQS 6 -> DIMM A DQS 6

MCP CHANNEL B DQS 6 -> DIMM B DQS 6

MCP CHANNEL A DQS 7 -> DIMM A DQS 7

MCP CHANNEL B DQS 7 -> DIMM B DQS 7

DDR3 RESET Support


MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.

3.3v input must be stable before 1.5v starts to rise to avoid glitch on MEM_RESET_L.

MCP MEMORY CLOCK ALIASING

MCP MEMORY TEST POINT ALIASING

8 7 6 5 4 3 2 1



SYNC MASTER=K22		SYNC DATE=05/28/2009	
PAGE TITLE			
PCI-E Wireless Connector			
		DRAWING NUMBER	
Apple Inc.		051-7863	
		SIZE	
		D	
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET>		PAGE	
		34 OF 110	
		SHEET	
		SHEET> OF <TOTAL>	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

35 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE


36 OF 110



NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>






ENET ALIASES




RTL8211 25MHz Clock


NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



SYNCH MASTER=K22		SYNCH DATE=09/02/2009	
PAGE TITLE			
Ethernet Support			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7863	D	
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		38 OF 110	
		SHEET	
		SHEET> OF <TOTAL SHEETS>	



[illegible]



SYNC MASTER=K22

SYNC DATE=09/02/2009

FireWire LLC/PHY (XI02213B)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-7863

REVISION

A.0.0

BRANCH

PAGE

41 OF 110

SHEET

DESIGN SHEETS> OF <TOTAL DESIGN SHEETS>

D

C

B

A


D

C


B

A


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED.NO STUFF MEANS THAT IT IS IN BILINGUL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"


Termination
Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED



SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
FW: 1394B		MISC	
		Apple Inc.	
DRAWING NUMBER		SIZE	
051-7863		D	
REVISION		A.0.0	
BRANCH			
PAGE		42 OF 110	
SHEET		42 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

44 OF 110


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


SATA PORT A0 FOR HDD



SATA PORT A1 FOR SLIMLINE ODD



SATA Activity LED



CAMERA CONNECTOR & FILTER

K37L (BLUETOOTH) CONNECTOR

SD Card Reader Board Connector

IR RECEIVER CONNECTOR

LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.

Internal USB Connections

PAGE TITLE	DRAWING NUMBER	SIZE
Apple Inc.	051-7863	D
REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:	BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET	47 OF 110
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL ANY DISCLOSURE IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		

SYNC MASTER=K22 SYNC DATE=09/02/2009

CAMERA CONNECTOR & FILTER

LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.

K37L (BLUETOOTH) CONNECTOR

IR RECEIVER CONNECTOR

SD Card Reader Board Connector

SYNC MASTER=K22		SYNC DATE=09/02/2009	
Internal USB Connections			
Apple Inc.		051-7863	D
A.0.0		47 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

CAMERA CONNECTOR & FILTER

K37L (BLUETOOTH) CONNECTOR



SD Card Reader Board Connector

IR RECEIVER CONNECTOR

LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.

Internal USB Connections

PAGE TITLE	DRAWING NUMBER	SIZE
Apple Inc.	051-7863	D
REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:	BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE	47 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET	
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL ANY DISCLOSURE, IN WHOLE OR PART,		
IV ALL RIGHTS RESERVED		

[illegible]

CAMERA CONNECTOR & FILTER

LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.

K37L (BLUETOOTH) CONNECTOR

IR RECEIVER CONNECTOR

SD Card Reader Board Connector

SYNC MASTER=K22		SYNC DATE=09/02/2009	
Internal USB Connections			
Apple Inc.		051-7863	D
A.0.0		47 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE


48 OF 110


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>






8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C		C
---	--	---




	LPCPLUS R5156	
--	------------------	--




Figure 1 shows a technical drawing of a connector assembly. The drawing includes a title block with the following information:

- SYNCH MASTER=K22
- SYNCH DATE=09/02/2009
- PAGE TITLE: LPC+SPI Debug Connector
- DRAWING NUMBER: 051-7863
- SIZE: D
- REVISION: A.0.0
- BRANCH:
- THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 - I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 - II NOT TO REPRODUCE OR COPY IT
 - III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 - IV ALL RIGHTS RESERVED
- PAGE: 51 OF 110
- SHEET: 1


The drawing also includes dimensions: 8, 7, 6, 5, 4, 3, 2, and 1, which are likely related to the connector's geometry or assembly sequence.






REMOTE THERMAL SENSORS
HEATSINKS, AMBIENT, PANEL AND ODD

MCP & CPU T-Diode Thermal Sensor






CPU PECCI DTS OPTIONS




REMOTE THERMAL SENSORS (HEATSINKS AND ODD)


HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



SYNC MASTER=K22		SYNC DATE=09/02/2009	
Thermal Sensors			
DRAWING NUMBER		051-7863	D
REVISION		A.0.0	
BRANCH			
PAGE		55 OF 110	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
HD AND OD FAN			
	DRAWING NUMBER		SIZE
	051-7863		D
Apple Inc.		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		56 OF 110	
SHEET		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	



SYNC MASTER=K22		SYNC DATE=09/02/2009			
PAGE TITLE					
CPU FAN					
 Apple Inc.	DRAWING NUMBER		SIZE		
	051-7863		D		
REVISION			A.0.0		
BRANCH					
PAGE			57 OF 110		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>					

[illegible]

[illegible]

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE


60 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



8

7

6

5


4

3

2

1

A



PAGE TITLE		SYNC MASTER=K22		SYNC DATE=09/02/2009			
AUDIO: CODEC/REGULATOR							
DRAWING NUMBER		051-7863		SIZE D			
REVISION		A.0.0		BRANCH			
NOTICE OF PROPRIETARY PROPERTY:				PAGE 62 OF 110			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				SHEET			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				DESIGN SHEETS			
II NOT TO REPRODUCE OR COPY IT				OF <TOTAL>			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				>			
IV ALL RIGHTS RESERVED							

D



C



B


A

A

TWEETER SPEAKER AMPLIFIER

MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K) TURN ON TIME: 110MS
CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
FC = 19.5 HZ
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N




SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2009	
PAGE TITLE			
AUDIO: Tweeter Amp 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7863	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 110
		SHEET	
CURRENT DESIGN PART		SHEET# OF <TOT	


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


WOOFER SPEAKER AMPLIFIER
MAX9736B APN:353S2042


GAIN = -4.8(20K/17.4K) TURN ON TIME: 110MS
CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N FC = 19.5 HZ








SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2009	
PAGE TITLE			
AUDIO: Woofer Amp			
 Apple Inc.		DRAWING NUMBER	051-7863
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	65 OF 110
		SHEET	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			












State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0




SYNCH MASTER=K22		SYNCH DATE=09/02/2009	
PAGE TITLE			
POWER SEQUENCING BLOCK DIAGRAM			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7863	D	
	REVISION		
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		69 OF 110	
SHEET			
<PREVIOUS DESIGN SHEET>		<TOTAL DESIGN SHEETS>	






SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE		VREG: PPVCORE_S0_CPU	
DRAWING NUMBER		051-7863	D
REVISION		A.0.0	
BRANCH			
PAGE		71 OF 110	
SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		RECURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
IV ALL RIGHTS RESERVED			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1733	2	IC, ISL6612, SYNC, FETDRV, DFN10, 1UF	U7221, U7241	CRITICAL	

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
VREG: PPVCORE_S0_CPU			
 Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
		BRANCH	
		PAGE	72 OF 110
		SHEET	
		RECURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

5V S3 REGULATOR



SYNC MASTER=K22

SYNC DATE=09/02/2009

5V_S3 REGULATOR

Apple Inc.

051-7863

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

73 OF 110

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

C

B


A

D

C

B

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35352497	1	INTERSL ISL9563A	U7401	CRITICAL	MCP_ISL9563A
35352303	1	INTERSL ISL6263D	U7401	CRITICAL	MCP_ISL6263D

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
MCP CORE REGULATOR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-7863		D
	REVISION		
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		74 OF 110	
		SHEET	
SHEET# OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH


PAGE

77 OF 110

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



SYNC MASTER=K22		SYNC DATE=09/02/2009		
PAGE TITLE				
S3 & S0 FETS				
	DRAWING NUMBER		SIZE	
	051-7863		D	
	REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
CURRENT DESIGN SHEET		OF <TOTAL>		



SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
1V1 S5 POWER SUPPLY			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7863	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET>		OF <TOTAL DESIGN SHEETS>	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE			BLANK PAGE		
 Apple Inc.		DRAWING NUMBER	051-7863	SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0		
		BRANCH			
		PAGE	80 OF 110		

80 OF 110

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

81 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

82 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Page Notes



Power aliases required by this page:

- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

- MXM



PAGE TITLE		SYNC DATE=09/02/2009	
MXM PCIe, DP & Power			
DRAWING NUMBER		SIZE	
051-7863		D	
REVISION		PAGE	
A.0.0		84 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
MXM TX CAPS				MXM RX CAPS			
102 9	PEG_R2D_C_N<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>			
	PEG_R2D_C_P<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>			
102 9	PEG_R2D_C_P<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>			
	PEG_R2D_C_N<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>			
102 9	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>			
	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>			
102 9	PEG_R2D_C_N<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>			
	PEG_R2D_C_P<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>			
102 9	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>			
	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>			
102 9	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>			
	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>			
102 9	PEG_R2D_C_N<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>			
	PEG_R2D_C_P<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>			
102 9	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>			
	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>			
102 9	PEG_R2D_C_N<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>			
	PEG_R2D_C_P<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>			
102 9	PEG_R2D_C_N<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>			
	PEG_R2D_C_P<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>			
102 9	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>			
	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>			
102 9	PEG_R2D_C_P<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>			
	PEG_R2D_C_N<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>			
102 9	PEG_R2D_C_N<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>			
	PEG_R2D_C_P<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>			
102 9	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>			
	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>			
102 9	PEG_R2D_C_N<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>			
	PEG_R2D_C_P<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>			
102 9	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>			
	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>			
102 84	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>			
	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>			
102 84	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>			
	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>			
102 84	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>			
	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>			
102 84	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>			
	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>			
102 84	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>			
	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>			
102 84	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>			
	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>			
102 84	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>			
	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>			
102 84	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>			
	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>			
102 84	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>			
	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>			
102 84	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>			
	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>			
102 84	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>			
	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>			
102 84	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>			
	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>			
102 84	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>			
	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>			
102 84	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>			
	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>			
102 84	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>			
	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>			
102 84	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>			
	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>			

Page Notes

Power aliases required by this page:
- =PP3V3_S0_DP

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

MCP Connections

04	CLK 100M MXM P	==	GPU_CLK100M_PCIE_P	9 102
			MAKE_BASE=TRUE	
04	CLK 100M MXM N	==	GPU_CLK100M_PCIE_N	9 102
			MAKE_BASE=TRUE	
04	MXM_RESET_L	==	PEG_RESET_L	9
			MAKE_BASE=TRUE	

Unused LVDS Interfaces

10	LVDS_IG_A_CLK_P	==	NC_LVDS_IG_A_CLK_P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_CLK_N	==	NC_LVDS_IG_A_CLK_N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_P<0>	==	NC_LVDS_IG_A_DATA_P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_N<0>	==	NC_LVDS_IG_A_DATA_N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_P<1>	==	NC_LVDS_IG_A_DATA_P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_N<1>	==	NC_LVDS_IG_A_DATA_N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_P<2>	==	NC_LVDS_IG_A_DATA_P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_N<2>	==	NC_LVDS_IG_A_DATA_N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_P<3>	==	NC_LVDS_IG_A_DATA_P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_A_DATA_N<3>	==	NC_LVDS_IG_A_DATA_N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_CLK_P	==	NC_LVDS_IG_B_CLK_P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_CLK_N	==	NC_LVDS_IG_B_CLK_N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_P<0>	==	NC_LVDS_IG_B_DATA_P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_N<0>	==	NC_LVDS_IG_B_DATA_N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_P<1>	==	NC_LVDS_IG_B_DATA_P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_N<1>	==	NC_LVDS_IG_B_DATA_N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_P<2>	==	NC_LVDS_IG_B_DATA_P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_N<2>	==	NC_LVDS_IG_B_DATA_N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_P<3>	==	NC_LVDS_IG_B_DATA_P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_B_DATA_N<3>	==	NC_LVDS_IG_B_DATA_N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_DDC_CLK	==	NC_LVDS_IG_DDC_CLK	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_DDC_DATA	==	NC_LVDS_IG_DDC_DATA	NO_TEST=TRUE
			MAKE_BASE=TRUE	

Unused MXM Interfaces


05	MXM_LVDS_A_CLK_N	==	NC_MXM_LVDS_A_CLK_N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_CLK_P	==	NC_MXM_LVDS_A_CLK_P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_N<0>	==	NC_MXM_LVDS_A_DATA_N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_P<0>	==	NC_MXM_LVDS_A_DATA_P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_N<1>	==	NC_MXM_LVDS_A_DATA_N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_P<1>	==	NC_MXM_LVDS_A_DATA_P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_N<2>	==	NC_MXM_LVDS_A_DATA_N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_P<2>	==	NC_MXM_LVDS_A_DATA_P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_N<3>	==	NC_MXM_LVDS_A_DATA_N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_A_DATA_P<3>	==	NC_MXM_LVDS_A_DATA_P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_CLK_N	==	NC_MXM_LVDS_B_CLK_N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_CLK_P	==	NC_MXM_LVDS_B_CLK_P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_N<0>	==	NC_MXM_LVDS_B_DATA_N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_P<0>	==	NC_MXM_LVDS_B_DATA_P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_N<1>	==	NC_MXM_LVDS_B_DATA_N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_P<1>	==	NC_MXM_LVDS_B_DATA_P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_N<2>	==	NC_MXM_LVDS_B_DATA_N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_P<2>	==	NC_MXM_LVDS_B_DATA_P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_N<3>	==	NC_MXM_LVDS_B_DATA_N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
05	MXM_LVDS_B_DATA_P<3>	==	NC_MXM_LVDS_B_DATA_P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	

Unused MXM DP Interfaces

04	MXM_DP_B_ML_P<0...3>	==	NC_MXM_DP_B_ML_P<0...3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_B_ML_N<0...3>	==	NC_MXM_DP_B_ML_N<0...3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_B_AUX_P	==	NC_MXM_DP_B_AUX_P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_B_AUX_N	==	NC_MXM_DP_B_AUX_N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_B_HPD	==	NC_MXM_DP_B_HPD	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_D_ML_P<0...3>	==	NC_MXM_DP_D_ML_P<0...3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_D_ML_N<0...3>	==	NC_MXM_DP_D_ML_N<0...3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_D_AUX_P	==	NC_MXM_DP_D_AUX_P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_D_AUX_N	==	NC_MXM_DP_D_AUX_N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
04	MXM_DP_D_HPD	==	NC_MXM_DP_D_HPD	NO_TEST=TRUE
			MAKE_BASE=TRUE	

Unused MCP Interfaces

10	LVDS_IG_BKL_ON	==	NC_LVDS_IG_BKL_ON	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_BKL_PWM	==	NC_LVDS_IG_BKL_PWM	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	LVDS_IG_PANEL_PWR	==	NC_LVDS_IG_PANEL_PWR	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	=MCP_HDMI_TXD_P<0...2>	==	NC_MCP_HDMI_TXD_P<0...2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	=MCP_HDMI_TXD_N<0...2>	==	NC_MCP_HDMI_TXD_N<0...2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	=MCP_HDMI_TXC_P	==	NC_MCP_HDMI_TXC_P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
10	=MCP_HDMI_TXC_N	==	NC_MCP_HDMI_TXC_N	NO_TEST=TRUE
			MAKE_BASE=TRUE	



SYNC MASTER=MARKVIDEO

SYNC DATE=03/12/2009

Display: Aliases

Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

87 OF 110

SHEET

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

OF

TOTAL DESIGN SHEETS

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K23 DAVE

SYNC DATE=01/05/2009

BLANK PAGE

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-7863

REVISION
A.0.0

BRANCH

PAGE
88 OF 110

SIZE
D

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE

89 OF 110

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Page Notes


Power aliases required by this page:

- =PP12V_S0_LCD
- =PP3V3_S0_VIDEO

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
IG, MXM, MLB_PNL_PWR, LCD_PNL_PWR

INTERNAL DP INTERFACE




SYNC MASTER=MARKVIDEO		SYNC DATE=03/12/2009	
PAGE TITLE			
Display: Int DP Connector		DRAWING NUMBER	
Apple Inc.		051-7863	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEET	
IV ALL RIGHTS RESERVED		CURRENT DESIGN SHEET	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





SYNC MASTER=MARKVIDEO		SYNC DATE=03/12/2009	
PAGE TITLE		Display: BiDiVi Mux1	
DRAWING NUMBER		051-7863	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	91 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		DESIGN SHEETS> OF <TOTAL DESIGN SHEETS>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



		8		7		6		5		4		3		2		1	
D																D	
C																C	
B																B	
A																A	
		8		7		6		5		4		3		2		1	

SYNC MASTER=K22		SYNC DATE=12/02/2009	
PAGE TITLE			
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7863	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		93 OF 110	
		SHEET	
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	





	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

96 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

97 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

98 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

98 OF 110

98 OF 110

98 OF 110

98 OF 110

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=12/02/2008

PAGE TITLE

BLANK PAGE



Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

99 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

99 OF 110

99 OF 110

99 OF 110

99 OF 110

D

100

C

100

B

A

sdn

2X als

als

A

B

AI

III NOT TO REVEAL OR IDENTIFY IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8	7	6	5	4	3	2	1																																																																																																																																																																																																																					
Memory Bus Constraints <table> <tr> <th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr> <tr> <td>MEM_40S</td><td>*</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr> <td>MEM_40S_VDD</td><td>*</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr> <td>MEM_70D</td><td>*</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td></tr> <tr> <td>MEM_70D_VDD</td><td>*</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td></tr> </table> <table> <tr> <th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr> <tr> <td>MEM_CLK2MEM</td><td>*</td><td>=4:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_CTRL2CTRL</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_CTRL2MEM</td><td>*</td><td>=2.5:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_CMD2CMD</td><td>*</td><td>=1.5:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_CMD2MEM</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_DATA2DATA</td><td>*</td><td>=1.5:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_DATA2MEM</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_DQS2MEM</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr> <tr> <td>MEM_20THER</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr> </table> Memory Bus Spacing Group Assignments <table> <tr> <th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr> <tr> <td>MEM_CLK</td><td>MEM_CLK</td><td>*</td><td>MEM_CLK2MEM</td></tr> <tr> <td>MEM_CLK</td><td>MEM_CTRL</td><td>*</td><td>MEM_CLK2MEM</td></tr> <tr> <td>MEM_CLK</td><td>MEM_CMD</td><td>*</td><td>MEM_CLK2MEM</td></tr> <tr> <td>MEM_CLK</td><td>MEM_DATA</td><td>*</td><td>MEM_CLK2MEM</td></tr> <tr> <td>MEM_CLK</td><td>MEM_DQS</td><td>*</td><td>MEM_CLK2MEM</td></tr> </table> <table> <tr> <th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr> <tr> <td>MEM_CMD</td><td>MEM_CLK</td><td>*</td><td>MEM_CMD2MEM</td></tr> <tr> <td>MEM_CMD</td><td>MEM_CTRL</td><td>*</td><td>MEM_CMD2MEM</td></tr> <tr> <td>MEM_CMD</td><td>MEM_CMD</td><td>*</td><td>MEM_CMD2CMD</td></tr> <tr> <td>MEM_CMD</td><td>MEM_DATA</td><td>*</td><td>MEM_CMD2MEM</td></tr> <tr> <td>MEM_CMD</td><td>MEM_DQS</td><td>*</td><td>MEM_CMD2MEM</td></tr> </table> <table> <tr> <th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr> <tr> <td>MEM_CTRL</td><td>MEM_CLK</td><td>*</td><td>MEM_CTRL2MEM</td></tr> <tr> <td>MEM_CTRL</td><td>MEM_CTRL</td><td>*</td><td>MEM_CTRL2CTRL</td></tr> <tr> <td>MEM_CTRL</td><td>MEM_CMD</td><td>*</td><td>MEM_CTRL2MEM</td></tr> <tr> <td>MEM_CTRL</td><td>MEM_DATA</td><td>*</td><td>MEM_CTRL2MEM</td></tr> <tr> <td>MEM_CTRL</td><td>MEM_DQS</td><td>*</td><td>MEM_CTRL2MEM</td></tr> </table> <table> <tr> <th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr> <tr> <td>MEM_DQS</td><td>MEM_CLK</td><td>*</td><td>MEM_DQS2MEM</td></tr> <tr> <td>MEM_DQS</td><td>MEM_CTRL</td><td>*</td><td>MEM_DQS2MEM</td></tr> <tr> <td>MEM_DQS</td><td>MEM_CMD</td><td>*</td><td>MEM_DQS2MEM</td></tr> <tr> <td>MEM_DQS</td><td>MEM_DATA</td><td>*</td><td>MEM_DQS2MEM</td></tr> <tr> <td>MEM_DQS</td><td>MEM_DQS</td><td>*</td><td>MEM_DQS2MEM</td></tr> </table> <table> <tr> <th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr> <tr> <td>MEM_CLK</td><td>*</td><td>*</td><td>MEM_20THER</td></tr> <tr> <td>MEM_CTRL</td><td>*</td><td>*</td><td>MEM_20THER</td></tr> <tr> <td>MEM_CMD</td><td>*</td><td>*</td><td>MEM_20THER</td></tr> <tr> <td>MEM_DATA</td><td>*</td><td>*</td><td>MEM_20THER</td></tr> <tr> <td>MEM_DQS</td><td>*</td><td>*</td><td>MEM_20THER</td></tr> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD	MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD	MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	MEM_CLK2MEM	*	=4:1_SPACING	?	MEM_CTRL2CTRL	*	=2:1_SPACING	?	MEM_CTRL2MEM	*	=2.5:1_SPACING	?	MEM_CMD2CMD	*	=1.5:1_SPACING	?	MEM_CMD2MEM	*	=3:1_SPACING	?	MEM_DATA2DATA	*	=1.5:1_SPACING	?	MEM_DATA2MEM	*	=3:1_SPACING	?	MEM_DQS2MEM	*	=3:1_SPACING	?	MEM_20THER	*	=3:1_SPACING	?	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_CLK	MEM_DATA	*	MEM_CLK2MEM	MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CMD	MEM_CLK	*	MEM_CMD2MEM	MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM	MEM_CMD	MEM_CMD	*	MEM_CMD2CMD	MEM_CMD	MEM_DATA	*	MEM_CMD2MEM	MEM_CMD	MEM_DQS	*	MEM_CMD2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM	MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM	MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM	MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_DQS	MEM_CLK	*	MEM_DQS2MEM	MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM	MEM_DQS	MEM_CMD	*	MEM_DQS2MEM	MEM_DQS	MEM_DATA	*	MEM_DQS2MEM	MEM_DQS	MEM_DQS	*	MEM_DQS2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	*	*	MEM_20THER	MEM_CTRL	*	*	MEM_20THER	MEM_CMD	*	*	MEM_20THER	MEM_DATA	*	*	MEM_20THER	MEM_DQS	*	*	MEM_20THER													
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																					
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																					
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																					
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF																																																																																																																																																																																																																					
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF																																																																																																																																																																																																																					
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																									
MEM_CLK2MEM	*	=4:1_SPACING	?																																																																																																																																																																																																																									
MEM_CTRL2CTRL	*	=2:1_SPACING	?																																																																																																																																																																																																																									
MEM_CTRL2MEM	*	=2.5:1_SPACING	?																																																																																																																																																																																																																									
MEM_CMD2CMD	*	=1.5:1_SPACING	?																																																																																																																																																																																																																									
MEM_CMD2MEM	*	=3:1_SPACING	?																																																																																																																																																																																																																									
MEM_DATA2DATA	*	=1.5:1_SPACING	?																																																																																																																																																																																																																									
MEM_DATA2MEM	*	=3:1_SPACING	?																																																																																																																																																																																																																									
MEM_DQS2MEM	*	=3:1_SPACING	?																																																																																																																																																																																																																									
MEM_20THER	*	=3:1_SPACING	?																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																									
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM																																																																																																																																																																																																																									
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM																																																																																																																																																																																																																									
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM																																																																																																																																																																																																																									
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM																																																																																																																																																																																																																									
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																									
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM																																																																																																																																																																																																																									
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM																																																																																																																																																																																																																									
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD																																																																																																																																																																																																																									
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM																																																																																																																																																																																																																									
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																									
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM																																																																																																																																																																																																																									
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL																																																																																																																																																																																																																									
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM																																																																																																																																																																																																																									
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM																																																																																																																																																																																																																									
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																									
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM																																																																																																																																																																																																																									
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM																																																																																																																																																																																																																									
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM																																																																																																																																																																																																																									
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM																																																																																																																																																																																																																									
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																									
MEM_CLK	*	*	MEM_20THER																																																																																																																																																																																																																									
MEM_CTRL	*	*	MEM_20THER																																																																																																																																																																																																																									
MEM_CMD	*	*	MEM_20THER																																																																																																																																																																																																																									
MEM_DATA	*	*	MEM_20THER																																																																																																																																																																																																																									
MEM_DQS	*	*	MEM_20THER																																																																																																																																																																																																																									
Memory Net Properties <table> <tr> <th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th></tr> <tr> <th>PHYSICAL</th><th>SPACING</th></tr> <tr><td></td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM A CLK P<1..0></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM A CLK N<1..0></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM A CLK P<4..3></td><td>16</td><td>33</td></tr> <tr><td></td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM A CLK N<4..3></td><td>16</td><td>33</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM A CKE<3..0></td><td>15</td><td>16</td><td>31</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM A CS_L<3..0></td><td>15</td><td>16</td><td>31</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM A ODT<3..0></td><td>15</td><td>16</td><td>31</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A A<14..0></td><td>15</td><td>31</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A BA<2..0></td><td>15</td><td>31</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A RAS_L</td><td>15</td><td>31</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A CAS_L</td><td>15</td><td>31</td></tr> <tr><td></td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A WE_L</td><td>15</td><td>31</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<7..0></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<0></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<15..8></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<1></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<23..16></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<2></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<31..24></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<3></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<39..32></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<4></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<47..40></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<5></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<55..48></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<6></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<63..56></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<7></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS_P<0></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS_N<0></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS_P<1></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS_N<1></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS_P<2></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS_N<2></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS_P<3></td><td>15</td><td>33</td></tr> <tr><td></td><td>MEM_</td></tr></table>	ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING		MEM_70D_VDD	MEM_CLK	MEM A CLK P<1..0>	15	33		MEM_70D_VDD	MEM_CLK	MEM A CLK N<1..0>	15	33		MEM_70D_VDD	MEM_CLK	MEM A CLK P<4..3>	16	33		MEM_70D_VDD	MEM_CLK	MEM A CLK N<4..3>	16	33		MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15	16	31		MEM_40S_VDD	MEM_CTRL	MEM A CS_L<3..0>	15	16	31		MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15	16	31		MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15	31		MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15	31		MEM_40S_VDD	MEM_CMD	MEM A RAS_L	15	31		MEM_40S_VDD	MEM_CMD	MEM A CAS_L	15	31		MEM_40S_VDD	MEM_CMD	MEM A WE_L	15	31		MEM_40S	MEM_DATA	MEM A DQ<7..0>	15	33		MEM_40S	MEM_DATA	MEM A DM<0>	15	33		MEM_40S	MEM_DATA	MEM A DQ<15..8>	15	33		MEM_40S	MEM_DATA	MEM A DM<1>	15	33		MEM_40S	MEM_DATA	MEM A DQ<23..16>	15	33		MEM_40S	MEM_DATA	MEM A DM<2>	15	33		MEM_40S	MEM_DATA	MEM A DQ<31..24>	15	33		MEM_40S	MEM_DATA	MEM A DM<3>	15	33		MEM_40S	MEM_DATA	MEM A DQ<39..32>	15	33		MEM_40S	MEM_DATA	MEM A DM<4>	15	33		MEM_40S	MEM_DATA	MEM A DQ<47..40>	15	33		MEM_40S	MEM_DATA	MEM A DM<5>	15	33		MEM_40S	MEM_DATA	MEM A DQ<55..48>	15	33		MEM_40S	MEM_DATA	MEM A DM<6>	15	33		MEM_40S	MEM_DATA	MEM A DQ<63..56>	15	33		MEM_40S	MEM_DATA	MEM A DM<7>	15	33		MEM_70D	MEM_DQS	MEM A DQS_P<0>	15	33		MEM_70D	MEM_DQS	MEM A DQS_N<0>	15	33		MEM_70D	MEM_DQS	MEM A DQS_P<1>	15	33		MEM_70D	MEM_DQS	MEM A DQS_N<1>	15	33		MEM_70D	MEM_DQS	MEM A DQS_P<2>	15	33		MEM_70D	MEM_DQS	MEM A DQS_N<2>	15	33		MEM_70D	MEM_DQS	MEM A DQS_P<3>	15	33		MEM_
ELECTRICAL_CONSTRAINT_SET		NET_TYPE																																																																																																																																																																																																																										
	PHYSICAL	SPACING																																																																																																																																																																																																																										
	MEM_70D_VDD	MEM_CLK	MEM A CLK P<1..0>	15	33																																																																																																																																																																																																																							
	MEM_70D_VDD	MEM_CLK	MEM A CLK N<1..0>	15	33																																																																																																																																																																																																																							
	MEM_70D_VDD	MEM_CLK	MEM A CLK P<4..3>	16	33																																																																																																																																																																																																																							
	MEM_70D_VDD	MEM_CLK	MEM A CLK N<4..3>	16	33																																																																																																																																																																																																																							
	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15	16	31																																																																																																																																																																																																																						
	MEM_40S_VDD	MEM_CTRL	MEM A CS_L<3..0>	15	16	31																																																																																																																																																																																																																						
	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15	16	31																																																																																																																																																																																																																						
	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15	31																																																																																																																																																																																																																							
	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15	31																																																																																																																																																																																																																							
	MEM_40S_VDD	MEM_CMD	MEM A RAS_L	15	31																																																																																																																																																																																																																							
	MEM_40S_VDD	MEM_CMD	MEM A CAS_L	15	31																																																																																																																																																																																																																							
	MEM_40S_VDD	MEM_CMD	MEM A WE_L	15	31																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<0>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<1>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<2>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<3>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<4>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<5>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<6>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15	33																																																																																																																																																																																																																							
	MEM_40S	MEM_DATA	MEM A DM<7>	15	33																																																																																																																																																																																																																							
	MEM_70D	MEM_DQS	MEM A DQS_P<0>	15	33																																																																																																																																																																																																																							
	MEM_70D	MEM_DQS	MEM A DQS_N<0>	15	33																																																																																																																																																																																																																							
	MEM_70D	MEM_DQS	MEM A DQS_P<1>	15	33																																																																																																																																																																																																																							
	MEM_70D	MEM_DQS	MEM A DQS_N<1>	15	33																																																																																																																																																																																																																							
	MEM_70D	MEM_DQS	MEM A DQS_P<2>	15	33																																																																																																																																																																																																																							
	MEM_70D	MEM_DQS	MEM A DQS_N<2>	15	33																																																																																																																																																																																																																							
	MEM_70D	MEM_DQS	MEM A DQS_P<3>	15	33																																																																																																																																																																																																																							
	MEM_																																																																																																																																																																																																																											

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_5SS	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_5SS	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14

XTAL Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
□□□□	PCI_55S	PCI	PCI REQ0 L	19
	PCI_55S	PCI	PCI REQ1 L	19
	CLK_PCI_55S	CLK_PCI	PCI CLK33M MCP R	19
	CLK_PCI_55S	CLK_PCI	PCI CLK33M MCP	19
□□□□	LPC_55S	LPC	LPC AD<3..0>	19 49 51
	LPC_55S	LPC	LPC AD R<3..0>	19
	LPC_55S	LPC	LPC FRAME L	19 49 51
	LPC_55S	LPC	LPC FRAME R L	19
□□□□	LPC_55S	LPC	LPC RESET L	9 19
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	9 19
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	9 49
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	9 51
□□□□	CLK_LPC_55S	CLK_LPC	PM CLK32K SUSCLK_R	9 21
	CLK_LPC_55S	CLK_LPC	PM CLK32K SUSCLK	9 49
	MCP_USB_BB1AS		MCP_USB_RB1AS_GND	20
	USB_98D	USB	USB_EXTA_P	20 46
□□□□	USB_98D	USB	USB_EXTA_N	20 46
	USB_98D	USB	USB_PORT0_P	46
	USB_98D	USB	USB_PORT0_N	46
	USB_98D	USB	USB_EXTB_P	20 46
□□□□	USB_98D	USB	USB_EXTB_N	20 46
	USB_98D	USB	USB_PORT1_P	46
	USB_98D	USB	USB_PORT1_N	46
	USB_98D	USB	USB_EXTC_P	20 46
□□□□	USB_98D	USB	USB_EXTC_N	20 46
	USB_98D	USB	USB_PORT2_P	46
	USB_98D	USB	USB_PORT2_N	46
	USB_98D	USB	USB_EXTD_P	20 46
□□□□	USB_98D	USB	USB_EXTD_N	20 46
	USB_98D	USB	USB_D_MUXED_P	46
	USB_98D	USB	USB_D_MUXED_N	46
	USB_98D	USB	USB_PORT3_P	46
□□□□	USB_98D	USB	USB_PORT3_N	46
	USB_98D	USB	USB_CAMERA_P	20 47
	USB_98D	USB	USB_CAMERA_N	20 47
	USB_98D	USB	USB_CAMERA_L_P	47 110
□□□□	USB_98D	USB	USB_CAMERA_L_N	47 110
	USB_98D	USB	USB_BT_P	20 47
	USB_98D	USB	USB_BT_N	20 47
	USB_98D	USB	USB_BT_L_P	47 110
□□□□	USB_98D	USB	USB_BT_L_N	47 110
	USB_98D	USB	USB_IR_P	20 47
	USB_98D	USB	USB_IR_N	20 47
	USB_98D	USB	USB_IR_L_P	47 110
□□□□	USB_98D	USB	USB_IR_L_N	47 110
	USB_98D	USB	USB_SDCARD_P	20 47
	USB_98D	USB	USB_SDCARD_N	20 47
	USB_98D	USB	USB_SDCARD_L_P	47 110
□□□□	USB_98D	USB	USB_SDCARD_L_N	47 110
	MCP_58S	SPT	SPI_CLK_R	21 51 61
	MCP_58S	SPT	SPI_CLK	61
	MCP_58S	SPT	SPI_MOSI_R	21 51 61
□□□□	MCP_58S	SPT	SPI_MOSI	61
	MCP_58S	SPT	SPI_MISO	21 51 61
	MCP_58S	SPT	SPI_MISO_R	61
	MCP_58S	SPT	SPI_CS0_R_L	21 51
□□□□	MCP_58S	SPT	SPI_CS0_L	51
	HDA_55S	HDA	HDA_BIT_CLK	21 62
		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	21
	HDA_55S	HDA	HDA_BIT_CLK_R	21
□□□□	HDA_55S	HDA	HDA_RST_L	21 62
	HDA_55S	HDA	HDA_RST_R_L	21
	HDA_55S	HDA	HDA_SDOUT	21 62
	HDA_55S	HDA	HDA_SDOUT_R	21
□□□□	HDA_55S	HDA	HDA_SYNC	21 62
	HDA_55S	HDA	HDA_SYNC_R	21
	HDA_55S	HDA	HDA_SDIN0	21 62
	HDA_55S	HDA	AUD_SDI_R	62
□□□□		HDA	AUD_SPDIF_IN	9 66
		HDA	AUD_SPDIF_OUT	62 66
		HDA	AUD_SPDIF_CHIP	62
	□□□□	CLK_MCP_XTAL	XTAL	MCP_CLK25M_XTALOUT
CLK_MCP_XTAL		XTAL	MCP_CLK25M_XTALIN	21 28
CLK_MCP_XTAL		XTAL	RTC_CLK32K_XTALOUT	21 28
CLK_MCP_XTAL		XTAL	RTC_CLK32K_XTALIN	21 28

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
MCP Constraints 2			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-7863	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		103 OF 110	
SHEET			
SHEET			
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4


RTL8211CLGR (ETHERNET PHY) CONSTRAINTS

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		MCP_MII_COMP		MCP_MII_COMP_VDD 18
		MCP_MII_COMP		MCP_MII_COMP_GND 18
		ENET_MII_555	MCP_BUE0_CLK	MCP_CLK25M_BUE0_R 18
		ENET_MII_555	MCP_BUE0_CLK	RTL8211_CLK25M_CKXTAL1 37 38
		ENET_MII_555	ENET_MII	ENET_MDIO 18 37
		ENET_MII_555	ENET_MII	ENET_MDC 18 37
		ENET_MII_555	ENET_MII	ENET_CLK125M_RXCLK 18 37
		ENET_MII_555	ENET_MII	ENET_CLK125M_RXCLK_R 18 37
		ENET_MII_555	ENET_MII	ENET_RXD<0> 18 37
		ENET_MII_555	ENET_MII	ENET_RXD_R<0> 18 37
		ENET_MII_555	ENET_MII	ENET_RXD<3...1> 37 37
		ENET_MII_555	ENET_MII	ENET_RXD_R<3...1> 37 37
		ENET_MII_555	ENET_MII	ENET_RX_CTRL 18 37
		ENET_MII_555	ENET_MII	ENET_RXCTL_R 18 37
		ENET_MII_555	ENET_MII	ENET_CLK125M_TXCLK 18 37
		ENET_MII_555	ENET_MII	ENET_TXD<0> 18 37
		ENET_MII_555	ENET_MII	ENET_TXD<3...1> 18 37
		ENET_MII_555	ENET_MII	ENET_TX_CTRL 18 37
		ENET_MDI_1680	ENET_MDI	ENET_MDI_P<3...0> 37 38
		ENET_MDI_1680	ENET_MDI	ENET_MDI_N<3...0> 37 38
		ENET_MDI_1680	ENET_MDI	ENET_MDI_T_P<3...0> 37 38
		ENET_MDI_1680	ENET_MDI	ENET_MDI_T_N<3...0> 37 38



[illegible]

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_1080	*	=100_OHM_DIFF	=100_OHM_DIFF	0.08MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	0.5 MM	0.5 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	3:1_SPACING
DISPLAYPORT	POWER	*	PWR_P2MM
DISPLAYPORT	GND	*	GND_P2MM

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v00), Sections 2.5.3 & 2.5.4.

ELECTRICAL_CONSTRAINT_SET ASSIGNED IN CONT. MGR.	NET_TYPE			
	PHYSICAL	SPACING		
	DP_1080	DISPLAYPORT	MXM DP A ML P<3..0>	04 91
	DP_1080	DISPLAYPORT	MXM DP A ML N<3..0>	04 91
	DP_1080	DISPLAYPORT	MXM DP A ML C P<3..0>	91
	DP_1080	DISPLAYPORT	MXM DP A ML C N<3..0>	91
	DP_1080	DISPLAYPORT	MXM DP A ML EQ P<3..0>	91
	DP_1080	DISPLAYPORT	MXM DP A ML EQ N<3..0>	91
	DP_1080	DISPLAYPORT	MXM DP A AUX P	04 91
	DP_1080	DISPLAYPORT	MXM DP A AUX N	04 91
	DP_1080	DISPLAYPORT	MXM DP A AUX C P	91
	DP_1080	DISPLAYPORT	MXM DP A AUX C N	91
	DP_1080	DISPLAYPORT	DP_EXT_LINK P<3..0>	91 94
	DP_1080	DISPLAYPORT	DP_EXT_LINK N<3..0>	91 94
	DP_1080	DISPLAYPORT	DP_EXT_LINK C P<3..0>	91
	DP_1080	DISPLAYPORT	DP_EXT_LINK C N<3..0>	91
	DP_1080	DISPLAYPORT	DP_EXT_AUXCH P	91 94 95
	DP_1080	DISPLAYPORT	DP_EXT_AUXCH N	91 94 95
	DP_1080	DISPLAYPORT	DP ML CONN P<3..0>	94
	DP_1080	DISPLAYPORT	DP ML CONN N<3..0>	94
	DP_1080	DISPLAYPORT	MXM DP C ML P<3..0>	04 92
	DP_1080	DISPLAYPORT	MXM DP C ML N<3..0>	04 92
	DP_1080	DISPLAYPORT	MXM DP C ML C P<3..0>	92
	DP_1080	DISPLAYPORT	MXM DP C ML C N<3..0>	92
	DP_1080	DISPLAYPORT	MXM DP C AUX P	04 92
	DP_1080	DISPLAYPORT	MXM DP C AUX N	04 92
	DP_1080	DISPLAYPORT	MXM DP C AUX C P	92
	DP_1080	DISPLAYPORT	MXM DP C AUX C N	92
	DP_1080	DISPLAYPORT	DP_INT_LINK P<3..0>	92 98
	DP_1080	DISPLAYPORT	DP_INT_LINK N<3..0>	92 98
	DP_1080	DISPLAYPORT	DP_INT_LINK CONN P<3..0>	98
	DP_1080	DISPLAYPORT	DP_INT_LINK CONN N<3..0>	98
	DP_1080	DISPLAYPORT	DP_INT_AUXCH P	92 98
	DP_1080	DISPLAYPORT	DP_INT_AUXCH N	92 98
	DP_1080	DISPLAYPORT	DP_MUX P<3..0>	91 92
	DP_1080	DISPLAYPORT	DP_MUX N<3..0>	91 92
	DP_1080	DISPLAYPORT	DP_MUX_AUXCH P	91 92 107
	DP_1080	DISPLAYPORT	DP_MUX_AUXCH N	91 92 107
	DP_1080	DISPLAYPORT	DP_MUX_AUXCH P	91 92 107
	DP_1080	DISPLAYPORT	DP_MUX_AUXCH N	91 92 107
	DP_1080	DISPLAYPORT	DP_TX_EQ_AUXCH P	91
	DP_1080	DISPLAYPORT	DP_TX_EQ_AUXCH N	91
	DP_1080	DISPLAYPORT	DP_EQLZ_AUXCH P	92
	DP_1080	DISPLAYPORT	DP_EQLZ_AUXCH N	92
	MCP_DV_COMP		MCP HDMI RSET	18 26
	MCP_DV_COMP		MCP HDMI VPROBE	18 26

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PPDDR_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PPDDR_MEM	*	PWR_P2MM
MEM_CMD	PPDDR_MEM	*	PWR_P2MM
MEM_CTRL	PPDDR_MEM	*	PWR_P2MM
MEM_DATA	PPDDR_MEM	*	PWR_P2MM
MEM_DQS	PPDDR_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
AUDIO	*	*	AUDIO

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_4B5_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	600 MIL VERRIDE	VERRIDE	VERRIDE
MEM_4B5_VDD_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	600 MIL VERRIDE	VERRIDE	VERRIDE
MEM_7B0_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	600 MIL VERRIDE	VERRIDE	VERRIDE
PCIE_9B0_OVERRIDE	TOP	VERRIDE	VERRIDE	VERRIDE	500 MIL VERRIDE	VERRIDE	VERRIDE
USB_9B0_OVERRIDE	TOP	VERRIDE	VERRIDE	VERRIDE	500 MIL VERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	500 MIL VERRIDE	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	500 MIL VERRIDE	VERRIDE	VERRIDE
MCP_MII_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	500 MIL VERRIDE	VERRIDE	VERRIDE
MCP_USB_RB1A5_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	500 MIL VERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM VERRIDE	250 MIL VERRIDE	VERRIDE	VERRIDE
CPU_27P45_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM VERRIDE	100 MIL VERRIDE	VERRIDE	VERRIDE

K50/K51 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE			
			SPACING		
		PENDR_MEM		=PP1V5_S3_MEM_A	6 30 31
		PENDR_MEM		=PP1V5_S3_MEM_B	6 30 32
		SWITCHNODE		VR_CPU_SW1	72
		SWITCHNODE		VR_CPU_SW2	72
		SWITCHNODE		VR_CPU_SW3	72
		SWITCHNODE		1V8_SW	80
		SWITCHNODE		1V1S5_SW	79
		SWITCHNODE		PVTTSS0_PHASE	76
		SWITCHNODE		3V3S5_SW	76
		SWITCHNODE		5VS3_SW	73
		SWITCHNODE		MCPCORES0_PHASE	74
	THERM_DIEF	THERMAL		SNS_T_DP1_DN6	95
	THERM_DIEF	THERMAL		SNS_T_DN1_DP6	95
	THERM_DIEF	THERMAL		SNS_T_DP2_DN3	95
	THERM_DIEF	THERMAL		SNS_T_DN2_DP3	95
	THERM_DIEF	THERMAL		CPU_THERMD_P	11 95
	THERM_DIEF	THERMAL		CPU_THERMD_N	11 95
	THERM_DIEF	THERMAL		SNS_T_DP4_DN5	95
	THERM_DIEF	THERMAL		SNS_T_DN4_DP5	95
	THERM_DIEF	THERMAL		MCP_THMDIODE_P	21 95
	THERM_DIEF	THERMAL		MCP_THMDIODE_N	21 95
	THERM_DIEF	THERMAL		MXM_PwRSRC_SENSOR_P	53
	THERM_DIEF	THERMAL		MXM_PwRSRC_SENSOR_N	53
	THERM_DIEF	THERMAL		SENSE_1V5_S0_P	94
	THERM_DIEF	THERMAL		SENSE_1V5_S0_N	94
	THERM_DIEF	THERMAL		SNS_LCD_P	95 110
	THERM_DIEF	THERMAL		SNS_LCD_N	95 110
	THERM_DIEF	THERMAL		SNS_ODD_P	95 110
	THERM_DIEF	THERMAL		SNS_ODD_N	95 110
	THERM_DIEF	THERMAL		SNS_CPU_H_P	95 110
	THERM_DIEF	THERMAL		SNS_CPU_H_N	95
	THERM_DIEF	THERMAL		SNS_MCP_P	95
	THERM_DIEF	THERMAL		SNS_MCP_N	95
	THERM_DIEF	THERMAL		SNS_AMB_P	95 110
	THERM_DIEF	THERMAL		SNS_AMB_N	95 110
	THERM_DIEF	THERMAL		SNS_MXM_P	95
	THERM_DIEF	THERMAL		SNS_MXM_N	95
	SNS_DIEF	THERMAL		VR_CPU_ISNS1_P	71 72
	SNS_DIEF	THERMAL		VR_CPU_ISNS1_N	71 72
	SNS_DIEF	THERMAL		VR_CPU_ISNS1_R_P	71
	SNS_DIEF	THERMAL		VR_CPU_ISNS1_R_N	71
	SNS_DIEF	THERMAL		VR_CPU_ISNS2_P	71 72
	SNS_DIEF	THERMAL		VR_CPU_ISNS2_N	71 72
	SNS_DIEF	THERMAL		VR_CPU_ISNS2_R_P	71
	SNS_DIEF	THERMAL		VR_CPU_ISNS2_R_N	71
	SNS_DIEF	THERMAL		VR_CPU_ISNS3_P	71 72
	SNS_DIEF	THERMAL		VR_CPU_ISNS3_N	71 72
	SNS_DIEF	THERMAL		VR_CPU_ISNS3_R_P	71
	SNS_DIEF	THERMAL		VR_CPU_ISNS3_R_N	71
1230		THERMAL		SMC_CPU_ISENSE	49 53
1231		THERMAL		VR_CPU_IOUT	53 71
1232		THERMAL		VR_ISNS_CPU_P	53
1233		THERMAL		VR_ISNS_CPU_N	53
1234		THERMAL		SNS_PS_CPU_ISNS	53
1235		THERMAL		SMC_CPU_VSENSE	49 53
1236		THERMAL		CPU_VCC_SENSE	12 53
1237		THERMAL		SMC_GPU_VSENSE	49 53
1238		THERMAL		SMC_GPU_ISENSE	49 53
1239		THERMAL		SMC_1V5_S0_ISENSE	90 94
1240		THERMAL		SMC_1V5_S0_ISENSE_R	94
1241		THERMAL		SMC_1V5_S0_VSENSE	90 94
1242		THERMAL		SMC_MCP_CORE_ISENSE	90 94
1243		THERMAL		SMC_MCP_CORE_VSENSE	90 94
1244		THERMAL		MCPCORES0_IMON	94 74
1245		THERMAL		CPU_PECI_L	11 95
1246		THERMAL		SMB_PECI_L	95
1247		THERMAL		CPU_PECI_MCP	14 95
		THERMAL		HDD_O0B_TEMP_FILT	95
1249		THERMAL		HDD_O0B_TEMP	95
1250		THERMAL		HDD_O0B_TEMP_R	95
1251		THERMAL		SMC_HDD_O0B_TEMP	95

SYNCH MASTER=K22		SYNCH DATE=09/02/2009	
PAGE 1 OF 1			
K22/K23 SPECIFIC CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7863	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		108	OF 110
		SHEET	
		RESISTANT DESIGN SHEET	> OF <TO

</

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MCP_FSB_COMP	*	BGA_P1MM	BGA_P2MM
MCP_MEM_COMP	*	BGA_P1MM	BGA_P2MM
MCP_PEX_COMP	*	BGA_P1MM	BGA_P2MM

SYNC MASTER=K22

SYNC DATE=09/02/2009

PAGE TITLE

K22/K23 RULE DEFINITIONS

 Apple Inc.

DRAWING NUMBER
051-7863

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
109 OF 110

SHEET

BRANCH

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D	FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT								D
	J4700 USB CAMERA 103 47  USB_CAMERA_L_P FUNC_TEST=TRUE 103 47  USB_CAMERA_L_N FUNC_TEST=TRUE 1 PP5V_S3_REG Testpoint near J4700 2 Ground Testpoints near J4700	J5520 ANALOG LCD TEMP SENSOR 108 55  SNS_LCD_P FUNC_TEST=TRUE 108 55  SNS_LCD_N FUNC_TEST=TRUE	J6601 AUDIO MICROPHONE 66  AUD_MIC_IN1_N_CONN FUNC_TEST=TRUE 66  GND_AUDIO_MIC1_CONN FUNC_TEST=TRUE 66  AUD_MIC_IN1_P_CONN FUNC_TEST=TRUE 1 Ground Testpoint near J6601	GND 16 TP'S RIN_ALLOWED_TPS=16 78 6  PP3V3_S3 2 TP'S RIN_ALLOWED_TPS=2 73 6  PP5V_S3_REG 2 TP'S RIN_ALLOWED_TPS=2 78 6  PP5V_S0 RIN_ALLOWED_TPS=1					
	J4750 USB CARD READER 103 47  USB_SDCARD_L_P FUNC_TEST=TRUE 103 47  USB_SDCARD_L_N FUNC_TEST=TRUE 1 PP3V3_S3 Testpoint near J4750 2 Ground Testpoints near J4750	J5521 AMBIENT TEMP SENSOR 108 55  SNS_AMB_P FUNC_TEST=TRUE 108 55  SNS_AMB_N FUNC_TEST=TRUE	J6602 AUDIO RIGHT SPEAKER  AUD_SPKR_OUTL02R_P FUNC_TEST=TRUE  AUD_SPKR_OUTL02R_N FUNC_TEST=TRUE  AUD_SPKR_OUTL01R_P FUNC_TEST=TRUE  AUD_SPKR_OUTL01R_N FUNC_TEST=TRUE						
	J4720 USB BLUETOOTH 103 47  USB_BT_L_P FUNC_TEST=TRUE 103 47  USB_BT_L_N FUNC_TEST=TRUE 1 PP3V3_S3 Testpoint near J4720 2 Ground Testpoints near J4720	J5551 ODD TEMP SENSOR 108 55  SNS_ODD_P FUNC_TEST=TRUE 108 55  SNS_ODD_N FUNC_TEST=TRUE	J6603 AUDIO LEFT SPEAKER  AUD_SPKR_OUTL02L_P FUNC_TEST=TRUE  AUD_SPKR_OUTL02L_N FUNC_TEST=TRUE  AUD_SPKR_OUTL01L_P FUNC_TEST=TRUE  AUD_SPKR_OUTL01L_N FUNC_TEST=TRUE						
C	J4780 IR BOARD 103 47  USB_IR_L_P FUNC_TEST=TRUE 103 47  USB_IR_L_N FUNC_TEST=TRUE 1 PP5V_S3_REG Testpoint near J4780 2 Ground Testpoints near J4780	J5600 ODD FAN 56  FAN_0_PWR_L FUNC_TEST=TRUE 56  FAN_TACH0_L FUNC_TEST=TRUE 56  PP12V_S0_FAN0_L FUNC_TEST=TRUE 56  FAN_0_GND FUNC_TEST=TRUE							
	J4520 SATA ODD (HIGH SPEED) 102 45  SATA_ODD_R2D_P FUNC_TEST=TRUE 102 45  SATA_ODD_R2D_N FUNC_TEST=TRUE 102 45  SATA_ODD_D2R_C_N FUNC_TEST=TRUE 102 45  SATA_ODD_D2R_C_P FUNC_TEST=TRUE 49 45  SMC_ODD_DETECT FUNC_TEST=TRUE 1 PP5V_S0 Testpoint near J4520 5 Ground Testpoints near J4520	J5700 CPU FAN 57  FAN_2_PWR_L FUNC_TEST=TRUE 57  FAN_TACH2_L FUNC_TEST=TRUE 57  PP12V_S0_FAN2_L FUNC_TEST=TRUE 57  FAN_2_GND FUNC_TEST=TRUE	J5601 HD FAN 56  FAN_1_PWR_L FUNC_TEST=TRUE 56  FAN_TACH1_L FUNC_TEST=TRUE 56  PP12V_S0_FAN1_L FUNC_TEST=TRUE 56  FAN_1_GND FUNC_TEST=TRUE						
	J4510 SATA HDD (HIGH SPEED) 102 45  SATA_HDD_R2D_P FUNC_TEST=TRUE 102 45  SATA_HDD_R2D_N FUNC_TEST=TRUE 102 45  SATA_HDD_D2R_C_N FUNC_TEST=TRUE 102 45  SATA_HDD_D2R_C_P FUNC_TEST=TRUE 3 Ground Testpoints near J4510								
B									
A									
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22

SYNC DATE=09/02/2009

PAGE TITLE

K22/K23 ICT/FCT

 Apple Inc.

DRAWING NUMBER

051-7863

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

110 OF 110

SHEET

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET> OF <TOTAL SHEETS>