

Compal Confidential

NAL90/NALG0 M/B Schematics Document

Intel Auburndale/Clarksville Processor with DDRIII + Ibex Peak-M


2009-10-20

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NALG0 M/B LA-5681P Schematic	Rev 1.0
				Date	Friday, October 23, 2009	Sheet 1 of 60

Model Name NALG0
File Name : LA5681P

Clock Generator
IDT: 9LRS3199AKLFT
SILEGO: SLG8SP587
133/120/100/96/14.318MHZ to PCH
48MHZ to CardReader page 12



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	ON	OFF
+GFX_core	Core voltage for CPU	ON	OFF	OFF
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF
+VGA_CORE	Core voltage for N11M VGA	ON	OFF	OFF
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF
+1.5VS	1.5V power rail for DDRIII	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#GNT#	Interrupts

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
PCH	
VGA	

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
Mini card	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
UMA	UMA@
UMA only	UMA only@
DIS	DIS@
DIS Only	DIS only@
Switchable	SG@
	XDP@
	NonSG@
	MINI2@
	FP@
	eDriver@
	Dmic@
	Caps@
	X76@
	HDCP@
	AMIC@
S3 power	S3@
	non S3@

USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port
		0	Ext4 HS USB
		1	sub Board
		2	
		3	Camera
		4	1st Min-Card
		5	2st Min-Card
		6	
		7	
		8	Ext4 HS USB
		9	Card Reader
		10	Blue Tooth
		11	Finger Print
		12	
		13	


BOM Config
UMA only
UMA@/UMA only@/FP@/Dmic@/XDP@/S3@


DIS ONLY
DIS@/DIS only@/FP@/Dmic@/XDP@/S3@


Switchable Graphics
SG@/UMA@/DIS@/FP@/Dmic@/XDP@/S3@



Note:do cost BOM add X76@

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NALG0 M/B LA-5681P Schematic	1.0
				Date: Friday, October 23, 2009	Sheet 3 of 60













Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/5/12		Deciphered Date		2010/04/15		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PROCESSOR (6/6) VSS					
						Size		Document Number		Rev	
						Customer		NALG0 M/B LA-5681P Schematic		1.0	
						Date:		Friday, October 23, 2009		Sheet 9 of 60	










Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA



Layout Note:
Place near JDIMM1.203 & JDIMM1.204





DDR3 SO-DIMM A
Standard Type

Security Classification	Compal Secret Data			Title	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OR THE CUSTODY OF THIS SHEET MAY NOT BE TRANSFERRED TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NALG0 M/B LA-5681P Schematic	1.0
				Date: Friday, October 23, 2009	Sheet 10 of 60




DENEM



The schematic diagram illustrates the clock and reset circuit for the XDP@50MHz component. It includes the following components and connections:

- Reset Circuit:** A reset signal is generated by the CK505_PWRGD pin (10K_0402_5%) connected to the CK505 component. The CK505 component is connected to the CK505_PWRGD pin (10K_0402_5%) and the CK505_PWRGD pin (10K_0402_5%). The CK505_PWRGD pin (10K_0402_5%) is connected to the CK505_PWRGD pin (10K_0402_5%). The CK505_PWRGD pin (10K_0402_5%) is connected to the CK505_PWRGD pin (10K_0402_5%).
- Clock Divider:** The CLK_XTAL_IN signal (27P_0402_50VB) is connected to the CLK_XTAL_IN pin (27P_0402_50VB) of the Y4 component. The Y4 component is connected to the CLK_XTAL_IN pin (27P_0402_50VB) and the CLK_XTAL_OUT pin (27P_0402_50VB). The Y4 component is connected to the CLK_XTAL_IN pin (27P_0402_50VB) and the CLK_XTAL_OUT pin (27P_0402_50VB).
- Inverters:** The PCH_SMBDATA signal (14,32) is connected to the PCH_SMBDATA pin (14,32) of the Q3 component. The Q3 component is connected to the PCH_SMBDATA pin (14,32) and the PCH_SMBCLK pin (14,32). The Q3 component is connected to the PCH_SMBDATA pin (14,32) and the PCH_SMBCLK pin (14,32).
- Other Components:** The XDP@50MHz component is connected to the XDP@ pin (XDP@) and the XDP@ pin (XDP@). The XDP@50MHz component is connected to the XDP@ pin (XDP@) and the XDP@ pin (XDP@).



For PCIE LAN

For Wireless LAN

For Mini2

For PCIE LAN

For Wireless LAN

For Mini2

For CardReader

U18B

REV1.0

PCI-E*

From CLK BUFFER

Clock Flex





IBEXPEAK-M_FCBGA107

Project ID		
ID1	ID0	Project
1	0	JV 40
1	1	JM 40

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	PCH (2/9) PCIE, SMBUS, CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	NALG0 M/B LA-5681P Schematic
				Date	Friday, October 23, 2009
				Sheet	14 of 60

1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP

EC LID_OUT#	R170	1	2	10K 0402 5%
PCH SMBCLK	R178	1	2	2.2K 0402 5%
PCH SMBDATA	R547	1	2	2.2K 0402 5%
PCH GPIO60	R572	1	2	10K 0402 5%
PCH SML1CLK	R546	1	2	2.2K 0402 5%
PCH SML1DAT	R148	1	2	2.2K 0402 5%
PCH GPIO74	R573	1	2	10K 0402 5%
PCH GPIO18	R727	1	2	10K 0402 5%
PCH GPIO44	R534	1	2	10K 0402 5%
PCH GPIO56	R574	1	2	10K 0402 5%
PCH GPIO73	R538	1	2	10K 0402 5%



+1.05VS



DMI_HTX_PRX_N0 BC24

DMI_HTX_PRX_N1 BJ22

DMI_HTX_PRX_N2 AW20

DMI_HTX_PRX_N3 BJ20

DMI_HTX_PRX_P0 BD24

DMI_HTX_PRX_P1 BG22

DMI_HTX_PRX_P2 BA20

DMI_HTX_PRX_P3 BG20

DMI_PTX_HRX_N0 BE22

DMI_PTX_HRX_N1 BF21

DMI_PTX_HRX_N2 BD20

DMI_PTX_HRX_N3 BE18

DMI_PTX_HRX_P0 BD22

DMI_PTX_HRX_P1 BH21

DMI_PTX_HRX_P2 BC20

DMI_PTX_HRX_P3 BD18

U18C

REV1.0

DMI0RXN

DMI1RXN

DMI2RXN

DMI3RXN

DMI0RXP

DMI1RXP

DMI2RXP

DMI3RXP

DMI0TXN

DMI1TXN

DMI2TXN

DMI3TXN

DMI0TXP

DMI1TXP

DMI2TXP

DMI3TXP

FDI_RXN0

FDI_RXN1

FDI_RXN2

FDI_RXN3

FDI_RXN4

FDI_RXN5

FDI_RXN6

FDI_RXN7

FDI_RXP0

FDI_RXP1

FDI_RXP2

FDI_RXP3

FDI_RXP4

FDI_RXP5

FDI_RXP6

FDI_RXP7

BA18

BH17

BD16

BJ16

BA16

BE14

BA14

BC12

H_FDI_TXN0

H_FDI_TXN1

H_FDI_TXN2

H_FDI_TXN3

H_FDI_TXN4

H_FDI_TXN5

H_FDI_TXN6

H_FDI_TXN7

H_FDI_TXP0

H_FDI_TXP1

H_FDI_TXP2

H_FDI_TXP3

H_FDI_TXP4

H_FDI_TXP5

H_FDI_TXP6

H_FDI_TXP7

FDI_INT

FDI_FSYNC0

FDI_FSYNC1

FDI_LSYNC0

FDI_LSYNC1

BJ14

BE13

BH13

BJ12

BG14

H_FDI_INT 4

H_FDI_FSYNC0 4

H_FDI_FSYNC1 4

H_FDI_LSYNC0 4

H_FDI_LSYNC1 4

5 XDP_DBRESET# → XDP_DBRESET# T6

SYS_PWROK R100 2 1 0 0402_5% → SYS_PWROK R M6

VGATE R95 2 1 0 0402_5%

SYS_PWROK B17

ME_PWROK K5

LAN_RST# A10

5 PM_DRAM_PWRGD → DRAMPWR0K D9

PCH_RSMRST# C18

37 SUS_PWR_ACK → SUS_PWR_ACK M1



10/2 Intel suggestion change to 10K

+3VALW R530 1 5.37 PBTN_OUT# → PBTN_OUT# P5

37,43,44,45 ACIN → PCH_ACIN P7

PCH_GPIO72 A6

37 EC_SWI# → EC_SWI# F14



No used Integrated LAN,
connecting LAN_RST# to GND

System Power Management

SYS_RESET#

SYS_PWROK

MEPWROK

LAN_RST#

DRAMPWR0K

RSMRST#

SUS_PWR_DN_ACK / GPIO30

PWRBTN#

ACPRESENT / GPIO31

BATLOW# / GPIO72

RI#

IBEXPEAK-M_FCBGA107

WAKE#

CLKRUN# / GPIO32

SUS_STAT# / GPIO61

SUSCLK / GPIO62

SLP_S5# / GPIO63

SLP_S4#

SLP_S3#

SLP_M#

TP23

PMSYNCH

SLP_LAN# / GPIO29

Y12

Y1

P8

F3

E4

H7

F12

K8

N2

BJ10

F6

PCH_PCIE_WAKE# PCH_PCIE_WAKE# 32,33

PM_CLKRUN# PM_CLKRUN# 37

PCH_GPIO61 @ PAD T17

PCH_GPIO62 @ PAD T15

PM_SLP_S5# 37

PM_SLP_S4# 37


PM_SLP_S3# 37

PM_SLP_M# @ PAD T16


PM_SLP_DSW# @ PAD T4


H_PM_SYNC 5


PM_SLP_LAN#




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/9) DMI, FDI, PM	
Size	Custom	Document Number	NALG0 M/B LA-5681P Schematic		Rev 1.0
Date:	Friday, October 23, 2009	Sheet	15	of	60












Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/5/12		Deciphered Date		2010/04/15		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		PCH (9/9) VSS & PCH XDP Port							
		Size	Document Number						Rev
		Customer	NALG0 M/B LA-5681P Schematic						1.0
		Date:	Friday, October 23, 2009			Sheet	21		of






ES: pop R479 30K ohm
GS: pop R491 30K ohm
MP ID check R491 and R479


	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK
64MX16 Samsung SA000035700	H 45K	H 35K	L 30K	L 20K	L 10K	H 15K
64MX16 Hynix SA000032400	H 45K	H 35K	L 30K	L 15K	L 10K	H 15K

N11M-GE1-B-A2_BGA969

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2009/5/12		Deciphered Date		2010/04/15			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				N11M LVDS 2/6					
				Size		Document Number		Rev	
				Customer		NALGO M/B LA-5681P Schematic			
Date:		Friday, October 23, 2009		Sheet		23 of 60			



VRAM Interface




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	N11M VRAM 4/6	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NALG0 M/B LA-5681P Schematic	1.0
				Date:	Friday, October 23, 2009	Sheet 25 of 60

VRAM gDDR3 chips (256MB & 512MB)

32Mx16 gDDR2 *4==>256MB

64Mx16 gDDR3 *4==>512MB



Address	0..31	32..63
CMD0	A4	
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4		A2
CMD5		A4
CMD6		A3
CMD7		CKE
CMD8		CS#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13		A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	
CMD23	A8	A8
CMD24	A3	
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		ODT
CMD29	CS#	
CMD30	ODT	

LOW HIGH






Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2009/5/12		Deciphered Date		2010/04/15		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								N11M gDDR3 5/6							
								Size		Document Number				Rev	
								Customer		NALGO M/B LA-5681P Schematic					
								Date:		Friday, October 23, 2009		Sheet		26 of 60	

VRAM DDR3 chips (256MB & 512MB)

32Mx16 DDR3 *4==>256MB


64Mx16 DDR3 *4==>512MB

- 25,26 DQMA[7..0] <==> DQMA[7..0]
- 25,26 CMDA[30..0] <==> CMDA[30..0]
- 25,26 DQSA# [7..0] <==> DQSA# [7..0]
- 25,26 DQSA [7..0] <==> DQSA [7..0]
- 25,26 MDA[63..0] <==> MDA[63..0]




Address	0..31	32..63
CMD0	A4	
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4		A2
CMD5		A4
CMD6		A3
CMD7		CKE
CMD8		CS#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13		A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	
CMD23	A8	A8
CMD24	A3	A1
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		ODT
CMD29	CS#	
CMD30	ODT	


LCD POWER CIRCUIT








LED PANEL Conn.




UMA ONLY



DIS ONLY






SG For LVDS






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FEDERAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS Connector		
				Document Number Custom NALGO M/B LA-5681P Schematic		
				Date: Fri, October 23, 2009 Sheet: 28 of 60 Rev: 1.0		

CRT Connector








Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/5/12		Deciphered Date		2010/04/15		Title		HDD & ODD & MINI CARD &CARDREADER Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Docu-ment Number		Rev			
								NALG0 M/B LA-5681P Schematic		1.0			
								Date: Friday, October 23, 2009		Sheet 31 of 60			


For Wireless LAN




Mini Card Power Rating

Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




For TV-Tuner/HW MPEG






	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	Broadcom BCM57780	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3000	NALGO M/B LA-5681P Schematic	1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Friday, October 23, 2009	Sheet 33 of 60





Finger Print Conn.




ESATA CONN


D0	D1	Function
0	0	default; CH0/CH1 ->0dB
0	1	CH0->2.5dB pre-emphasis;CH1->0dB
1	0	CH1->2.5dB pre-emphasis;CH0->0dB
1	1	CH0/CH1->2.5dB pre-emphasis




Bluetooth Conn.





To USB/B Connector






USB CONN.








ENE suggestion SPI Frequency over 66MHz
 SST: 50MHz
 MXIC: 70MHz
 ST: 40MHz




To Media/B Conn.




To BTN/B Conn.

	KSO0	KSO3
KSI1	WL_BTN#	Program_BTN#
KSI2	T/P lock_BTN#	
KSI3	Back up_BTN#	Volum up_BTN#
KSI4	BT_BTN#	Volum down_BTN#
KSI5	Power save_BTN#	




Lid Switch

(Hall Effect Switch)





Power Button


ON/OFF switch



Power ON Circuit



**HDA MDC Conn.**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	Power OK, Reset,RTC, CIR, MDC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DEPARTMENT OR DIVISION WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				NALG0 M/B LA-5681P Schematic	
				Date	Friday, October 23, 2009




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	Amplifier & Audio Jack
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NALG0 M/B LA-5681P Schematic
				Date	Friday, October 23, 2009
				Sheet	41 of 60

FAN1 Conn




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/5/12		Deciphered Date		2009/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								FAN & COVER LIGHT& Screw Hole			
								Document Number		Rev	
								NALG0 M/B LA-5681P Schematic		1.0	
								Date: Friday, October 23, 2009		Sheet 42 of 60	



+5VALW TO +5VS




+3VALW TO +3VS





+1.5V to +1.5VS



+1.5V to +1.5VSDGPU Transfer




+1.8VS to +1.8VSDGPU Transfer




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/5/12		Deciphered Date		2009/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DC Interface			
								Document Number		Rev	
								NALG0 M/B LA-5681P Schematic		1.0	
								Date: Friday, October 23, 2009		Sheet 43 of 60	

DC Interface
NALG0 M/B LA-5681P Schematic
Rev 1.0


Enlightener LED




ON/OFF LED LEFT






MEDIA_LED






NUM_LED



CAPS_LED





Compal Footprint





Security Classification		Compal Secret Data				Compal Electronics, Inc.											
Issued Date		2009/5/12		Deciphered Date		2009/12/31		Title									
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PWR/B									
								Size Custom		Document Number				Rev			
								NALGO M/B LA-5681P Schematic									
								Date:		Friday, October 23, 2009			Sheet		44		of 60


PH1 under CPU botten side :
CPU thermal protection at 92 degree C



PH2 near main Battery CONN :
BAT. thermal protection at 79 degree C



Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2007/09/20		Deciphered Date		2008/09/20		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								BATTERY CONN / OTP		
								Size	Document Number	Rev
								Custom	NALGO	0.1
Date:				Friday, October 23, 2009		Sheet		46	of 60	



+3.3VALWP Ipeak=7A ; Imax=4.9A
Choke DCRmax=40m ohm, DCRtyp=37m ohm
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=10.134A ~ 11.967A
Delta I=1.934A (Freq=300KHz)


+5VALWP Ipeak=7A ; Imax=4.9A
Choke DCRmax=40m ohm, DCRtyp=37m ohm
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=10.147A ~ 11.980A
Delta I=1.96A (Freq=400KHz)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NALGO
				Date:	Friday, October 23, 2009
				Sheet	47 of 60
				Rev	0.1

Iada=0~4.74A (90W/19V=4.736A)
Iada=0~3.42A (90W/19V=3.421A)

ADP_I = 19.9*Iadapter*Rsense

CP = 85%*Iada ; CP = 4.07A
CP = 85%*Iada ; CP = 2.91A





ACIN


Precharge detector

	Min.	typ.	Max
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V


BATT ONLY

Precharge detector

	Min.	typ.	Max
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	PRECHARGE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NALGO	0.1
				Date:	Friday, October 23, 2009	Sheet 49 of 60



VFB=0.75V
Vo=VFB*(1+PR117/PR118)=1.8V
Ton=19E-12*Ron*((2/3)*Vo+100mV)/Vin)+50ns=4.14E-7
Freq=282KHz

Cesr=15m ohm
Ipeak=3.98A Imax=2.786A
Delta I=((19-1.8)*(1.8/19))/(L*Freq)=2.469A
Vtrip=Rtrip*10uA=0.0768V
Iocp-min=Vtrip/(Rds(on)(max)*1.2)+Delta I / 2 = 4.79A
Iocp-max=Vtrip/(Rds(on)(typ)*1.2)+Delta I / 2 = 5.5A
Iocp=4.79~5.5A

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2007/09/20		Deciphered Date		2008/09/20		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						+1.8VSP/+0.75VSP					
						Size		Document Number		Rev	
						Custom		NALGO		0.1	
						Date:		Friday, October 23, 2009		Sheet 50 of 60	

Layout Note:
Place near high-side MOS Drain
and low-side MOS Source

Layout Note:
Close IC

Layout Note:
Close IC
單獨拉回不搭Pin15

Layout Note:
Close IC

Material Note:
330uF/9 mΩ, number
are 3, Power 1, HW 2

+1.1VS_VTT
Ipeak=18.06A
Imax=12.642A
Delta I / 2 = 2.176A , Freq=230K Hz
Iocp(min)=Ipeak + Delta I / 2 = 20.236A
Rsen=Iocp(min)*1.2*Rds(on) (max)/ISEN(min)=2.05K ohm
ISEN(min)=19uA , Rds(on)=3.2m ohm(max) , 2.3m ohm(typ)
Iocp(max)=ISEN(min)*Rsen/(1.2*Rds(on) (typ))=28.225A
Iocp=20.236~28.225A

Voltage Select	
VID	Vout
High	1.06 V
Low	1.1 V

0724 1.05V change to 1.06V


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/4/15	Deciphered Date	2010/04/15	Title	+1.1VS_VTTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NALGO
				Date:	Friday, October 23, 2009
				Sheet	53 of 60
				Rev	0.1

D



A

Intel Auburndale CPU (Integrate Graphics) , Ipeak = 48A
 OCP calculation : Assume DCR=1.1m ohm
 $G1=Rn/(Rn+Rsum/2)=0.763$
 where $Rn=PR258 // (PR251+PH6) = 5.875k\ ohm$
 $Rsum=PR221, PR253 = 3.65k\ ohm$
 $LL = 2 * Rdroop * G1 * (DCR/2) / Ri = 1.81mV/A$
 where $Rdroop=PR239=2.61k\ ohm$, $Ri=PR256=1.21k\ ohm$
 $Iocp = OCP\ Threshold / Rdroop / LL = 40E-06 * 2.61E03 / 1.81E-03 = 57.68A$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/4/15	Deciphered Date	2010/04/15	Title	+CPU CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	NALGO
				Date: Friday, October 23, 2009	
				Sheet	55 of 60

Version change list (P.I.R. List)

Page 1 of 3
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Modify chager circuit	design change	0.1	48	Change PR60 to SD000001F00 (0.02_2512_1%)	09/06/23	EVT
2	Modify 1.8V V5FILT PIN	Avoid 2'nd source RT8209B can no power on	0.1	50	Cahnge PR115 to SD014100080 (S RES 1/10W 100 +-1% 0603)	09/07/21	DVT
3	Modify 1.5V V5FILT PIN	Avoid 2'nd source RT8209B can no power on	0.1	51	Cahnge PC77 to SE107475K80 (S CER CAP 4.7U 6.3V K X5R 0603)	09/07/21	DVT
4	Modify 1.05V V5FILT PIN	Avoid 2'nd source RT8209B can no power on	0.1	51	Cahnge PR296 to SD014100080 (S RES 1/10W 100 +-1% 0603)	09/07/21	DVT
5	Modify VGA_COREP circuit	design change	0.1	52	Cahnge PC91 to SE107475K80 (S CER CAP 4.7U 6.3V K X5R 0603)	09/06/23	EVT
6	Modify +1.1VS_VTTP circuit	design change	0.1	53	Cahnge PR305 to SD014100080 (S RES 1/10W 100 +-1% 0603)	09/06/23	EVT
7	Modify OTP circuit	Link right component	0.1	46	Cahnge PC100 to SE107475K80 (S CER CAP 4.7U 6.3V K X5R 0603)	09/06/25	EVT
8	Modify 5V/3V circuit	Delete component	0.1	47	Cahnge PR149 to SD028000080 (S RES 1/16W 0 +-5% 0402)	09/06/25	EVT
9	Modify 1.1VSDGPU circuit	design change	0.1	52	Cahnge PR150 to SD034100A80 (S RES 1/16W 10 +-1% 0402)	09/06/26	EVT
10	Modify chager circuit	design change	0.1	48	Cahnge PR139 to SD028000080 (S RES 1/16W 0 +-5% 0402)	09/06/26	EVT
11	Modify VGA_COREP circuit	design change (Voltage Level)	0.1	52	Cahnge PR168 to SD034100A80 (S RES 1/16W 10 +-1% 0402)	09/06/30	EVT
12	Modify VGA_COREP circuit	design change (Voltage Level)	0.1	52	Change PU16, PR165, PR166, PR167, PC211, PC212, PC213, PC214, PC215, PC216 BOM structure to VGA@	09/06/30	EVT
13	Modify OTP circuit	design change	0.2	46	Change PR78 to SD012200D80 (S RES 1/2W 0.02 +-1% 1206)	09/07/13	DVT
14	Modify 1.5VP circuit	design change	0.2	51	Cahnge PR151 to SD034240180 (S RES 1/16W 2.4K +-1% 0402)	09/07/20	DVT
15	Modify VGA_COREP circuit	design change	0.2	52	Cahnge PR156 to SD000002680 (S RES 1/16W 6.98K +-1% 0402)	09/07/20	DVT
16	Modify +1.1VS_VTTP circuit	design change	0.2	53	Cahnge PR154 to SD034237280 (S RES 1/16W 23.7K +-1% 0402)	09/07/20	DVT
17	Modify VGA_COREP circuit	design change	0.2	52	Cahnge PR159 to SD034130280 (S RES 1/16W 13K +-1% 0402)	09/07/20	DVT
18	Modify 1.8V circuit	design change	0.2	50	Cahnge PQ6 to SB000006800 (S TR 2N7002W T/R7 1N SOT-323)	09/07/22	DVT
19	Modify CPU circuit	design change	0.2	55	Add PR169 to SD034100480 (S RES 1/16W 1M +-1% 0402)	09/07/22	DVT
20	Modify +1.1VS_VTTP circuit	design change	0.2	53	Change PL7 to SH000009U00 (S COIL 1UH +-20% FDUE1040D-1R0M=P3 21.3A)	09/07/21	DVT
21	Modify CPU circuit	design change	0.2	55	Cahnge PR153 to SD034576280 (S RES 1/16W 57.6K +-1% 0402)	09/07/22	DVT
22	Modify chager circuit	design change	0.2	48	Cahnge PQ35 to SB000006L00 (S TR TPCA8028-H 1N SOP ADVANCE)	09/07/22	DVT
23	Modify 1.1VSDGPU circuit	design change	0.2	52	Cahnge PQ36 to SB000006L00 (S TR TPCA8028-H 1N SOP ADVANCE)	09/07/22	DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0.1
				Date:	Friday, October 23, 2009	Sheet 56 of 60

Version change list (P.I.R. List)

Page 2 of 3
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	Modify GFX_COREP circuit	design change	0.2	54	Cahnge PC189 to SE000000K80 (S CER CAP 1U 6.3V K X5R 0402)	09/07/22	DVT
25	Modify 1.8V circuit	design change	0.2	50	Add PR170 to SD013000080 (S RES 1/10W 0 +-5% 0603)and BOM structure to @ Change PR109, PR117, PC72, PQ58, PQ59 BOM structure to @	09/07/28	DVT
26	Modify 1.8V circuit	design change	0.2	50	Add PU17 to SA00003KL00(S IC MP2121DQ-LF-Z QFN 10P PWM) Add PD16 to SC500001I80(S SCH DIO B340A SMA VISHAY) BOM structure to @ Add PR173 to SD034402380(S RES 1/16W 402K +-1% 0402)	09/07/28	DVT
27	Modify 1.8V circuit	design change	0.2	50	Add PR174 to SD034316380(S RES 1/16W 316K +-1% 0402) Add PR171 to SD028000080(S RES 1/16W 0 +-5% 0402)BOM structure to @ Add PR113 to SD028470280(S RES 1/16W 47K +-5% 0402)	09/07/28	DVT
28	Modify 1.8V circuit	design change	0.2	50	Add PC123,PC124 to SE053106Z80(S CER CAP 10U 10V Z Y5V 0805) Add PC127 to SE076103K80(S CER CAP .01U 16V K X7R 0402) Add PC218, PC219 to SE000000I10(S CER CAP 22UF 6.3V M X5R 0805 H1.25)	09/07/28	DVT
29	Modify 1.8V circuit	design change	0.2	50	Add PR41, PR42 to SD001470B80(S RES 1/4W 4.7 +-5% 1206)	09/07/28	DVT
30	Modify 5V/3V circuit	add snubber(PR42 PC36), (PR41 PC35) add boost PR43, PR44	0.2	47	Add PC35, PC36 to SE074681K80(S CER CAP 680P 50V K X7R 0402) Add PR43, PR44 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	09/07/28	DVT
31	Modify VGA_COREP circuit	add snubber(PR315 PC206) add boost PR311	0.2	52	Add PR311 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)and BOM structure to VGA@ Change PR315 PC206 BOM structure to VGA@	09/07/28	DVT
32	Modify CPU circuit	add snubber(PR220 PC158), (PR252 PC184) add boost PR217, PR249	0.2	55	Add PR220, PR252 to SD011220B80(S RES 1/4W 2.2 +-5% 1206) Add PC158, PC184 to SE074681K80(S CER CAP 680P 50V K X7R 0402) Add PR217, PR249 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	09/07/28	DVT
33	Modify +1.1VS_VTTP circuit	design change	0.2	53	Cahnge PR141 to SD034787280(S RES 1/16W 78.7K +-1% 0402) Cahnge PR143 to SD034649180(S RES 1/16W 6.49K +-1% 0402)	09/07/28	DVT
34	Modify OTP circuit	design change	0.2	46	Cahnge PH1 to SL200000U00(S THERM_100K +-1% TSMOB104F4251RZ 0402) Cahnge PH2 to SL200000U00(S THERM_100K +-1% TSMOB104F4251RZ 0402)	09/07/28	DVT
35	Modify +1.1VS_VTTP circuit	design change (OCP)	0.2	53	Cahnge PR135 to SD034280180(S RES 1/16W 2.8K +-1% 0402)	09/07/29	DVT
36	Modify GFX_COREP circuit	design change	0.2	54	Cahnge PH3 to SL200000Y00(10K +-5% TSM0A103J4302RE 0402)	09/07/29	DVT
37	Modify CPU circuit	design change	0.2	55	Cahnge PH6 to SL200000W00(10K +-1% TSM0A103F34D1RZ 0402)	09/07/29	DVT
38	Modify 1.5V circuit	Change to 3mm height choke for thermal issue	0.2	51	Cahnge PL7 to SH000000AB00(S COIL 1UH +-20% PCMB103T-1R0MS 13A)	09/08/06	DVT
39	Modify VGA_COREP circuit	design change (GS sample define 1.03V,+1.05VSDGPU Vo=1.05V)	0.3	52	Cahnge PR159 to SD034634180(S RES 1/16W 6.34K +-1% 0402) Cahnge PR167 to SD034365180(S RES 1/16W 3.65K +-1% 0402)	09/08/24	PVT
40	Modify 1.8V circuit	design change	0.3	50	Cahnge PC127 to SE076104K80(S CER CAP .1U 16V K X7R 0402)	09/08/24	PVT
41	Modify chager circuit	design change	0.3	48	Cahnge PR88 to SD034154280(S RES 1/16W 15.4K +-1% 0402) Change PR81 to SD034154380(S RES 1/16W 154K +-1% 0402)	09/08/26	PVT
42	Modify VGA_COREP circuit	design change	0.3	52	Change PR160 BOM structure to VGA@ VID pull high voltage change to +3VS_DELAY	09/09/03	PVT
43	Modify +1.1VS_VTTP circuit	design change	0.3	53	Change PR130 BOM structure to @	09/09/03	PVT
44	Modify 0.75V circuit	design change	0.3	50	Cahnge PR120 to SD034280180(S RES 1/16W 2.8K +-1% 0402)	09/09/11	PVT
45	Modify VGA_COREP circuit	design change	0.3	52	Cahnge PR316 to SD034300280(S RES 1/16W 30K +-1% 0402) Change PR164 BOM structure to @	09/09/11	PVT
46	Modify +1.1VS_VTTP circuit	design change	0.3	53	Cahnge PR135 to SD034205180(S RES 1/16W 2.05K +-1% 0402)		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date:	Friday, October 23, 2009
				Sheet	57 of 60
				Rev	0.1

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
47	Modify OTP circuit	design change	0.3	46	Change PR23 to SD00000AJ80(S RES 1/16W 12.4K +-1% 0402) Change PR26 to SD034158280(S RES 1/16W 15.8K +-1% 0402)	09/09/14	PVT
48	Modify 1.8V circuit	design change	0.3	50	Change PL6 to SH000009Q00(S COIL 2.2UH 20% MSCDRI-74A-2R2M-E 6.5A)	09/09/16	PVT
49	Modify 5V/3V circuit	design change	0.3	47	Change PU4 to SA00001TN00(S IC ISL6237IRZ-T QFN 32P)	09/09/16	PVT
50	Modify 0.75V circuit	design change	0.3	50	Change PR120 to SD00000AJ80(S RES 1/16W 12.4K +-1% 0402)	09/10/08	PVT
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							
65							
66							
67							
68							
69							

Version change list (P.I.R. List)

Page 1 of 3
for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1				4	R72 bom structure	7/23	0.2
2				5	reserve R735	7/23	0.2
3				8	rename CPU VDDQ from +1.5V to +1.5V_CPU	7/23	0.2
4				8	R146 BOM structure	7/23	0.2
5				11	reserve S3 power consumptiosn circuit	7/23	0.2
6				12	change Y1 Y4 Y6 footprint	7/23	0.2
7				13	add ME_EN# from EC to PCH	7/23	0.2
8				14	pop Y6,C254,C255 , and project ID pin	7/23	0.2
9				17	change USB port 8 to port 1 , port 2 to port 8	7/23	0.2
10				18	GPIO35 pin(VGa presetnt) modfiy	7/23	0.2
11				19	R605 and R628 BOM structure modify	7/23	0.2
12				22	add VGA thermal sensor from EC to VGA	7/23	0.2
13				23	pop R479,del R491	7/23	0.2
14				29	L29~L34 change from 0805 to 0603	7/23	0.2
15				30	Q45,Q47 gate voltage change from +3VS to +3VS_delay	7/23	0.2
16				37	change R306 to 8.2K, add D29, rename EC_MUTE	7/23	0.2
17				38	Jfun1 pin3 change form KSO1 to KSO3	7/23	0.2
18				39	del SW2	7/23	0.2
19				41	change R333, R336 to 39k,15k, add R681,C707	7/23	0.2
20				43	reserve Q58,Q59,R728,R326, change U26,R688	7/23	0.2
21				24	reserve C710	7/23	0.2
22				28	reserve U44,U45	7/23	0.2
23				19	update L7,L8,L10,L11 footprint	7/23	0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/07/01	Deciphered Date	2009/12/31	Title	PIR (HW)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NALG0 M/B LA-5681P Schematic
Date: Friday, October 23, 2009				Sheet	59 of 60

Version change list (P.I.R. List)

Page 2 of 3
for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1				30	pop R248, R271,R265	7/23	0.2
2				7	pop C165, del C170	7/23	0.2
3				18	unpop R532, R86	7/23	0.2
4				5	add R472 and C713	8/31	0.3
5				11	add C714	8/31	0.3
6				12	add C715	8/31	0.3
7				17	USB20 port 6 change to USB20 port 9	8/31	0.3
8				24	3VS_delay related circuit	8/31	0.3
9				30	del R236,C257 , pop R254,C268 in all sku	8/31	0.3
10				33	unpop R3 , U1, pop R6 , change R306 to 18K	8/31	0.3
11				37	ME_EN change from U25,75 to U25.16	8/31	0.3
12				29	pop Q6,Q7 in all sku	8/31	0.3
13				29	change L29~L34 footprint	8/31	0.3
14				41	del D25,D26,D27	8/31	0.3
15				43	update C705,C706 BOM structure	8/31	0.3
16				14	unpop R112	8/31	0.3
17				7	change C165 p/n	8/31	0.3
18				40	pop C353	9/10	0.3
19					change R157,R527,R570,R575,R582,R634,R239,R64 to 0 ohm		0.3
20				5	add R746,R747	9/10	0.3
21				12	U27 clk gen change to siligo	9/10	0.3
22				40	del C371,C372	9/10	0.3
23				3	Modify BOM Config add S3@ on all SKU	10/20	1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/07/01	Deciphered Date	2009/12/31	Title	PIR (HW)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NALG0 M/B LA-5681P Schematic
Date:				Friday, October 23, 2009	Sheet 60 of 60

Version change list (P.I.R. List)

Page 3 of 3
for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1				14	Change R209,C254,C255,Y6 BOM config to UMA@	10/20	1.0
2				19	Added C257	10/20	1.0
3				22	Change N11 to A2 (P/N SA00003HZ10)	10/20	1.0
4				22	Added R748 and R749 as I2C pull high resistor.	10/20	1.0
5				22	Pop R36,R37 as DIS@	10/20	1.0
6				28	Change Q11,Q19 BOM config to SG@	10/20	1.0
7				28	Change R502,R484 BOM config to DIS only@	10/20	1.0
8				37	Change R306 to 33k(Board ID)	10/20	1.0
9				38	Change LED9 PN to SC5191UD00	10/20	1.0
10				43	Change R296 to 47K,R295 to 470	10/20	1.0
11				44	Change LED Resistors:	10/20	1.0
12					R373 to 243,R381 and R383 to 100,R377 to 243,		
13					R375 and R376 to 470,R349 to 100,R350 to 191		
14					R304 to 499		1.0
15				17	Change C256 to 22u	10/22	
16				18	ADD R750 10K pull hig resistor	10/22	1.0
17							
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/07/01	Deciphered Date	2009/12/31	Title	PIR (HW)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NALG0 M/B LA-5681P Schematic
				Date:	Friday, October 23, 2009
				Sheet	60 of 60