


MYALL M Block Diagram

Project Code: 91.4Q901.001
Project Name: MYALL M
PCB Number: 06211-SA




SYSTEM DC/DC MAX8734A	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D2V_HT_S0 1D2V_CORE_S0


MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA







CPU DC/DC MAX8760	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 1.35V 35A

PCB LAYER	
L1: SIGNAL 1	
L2: GND	
L3: SIGNAL 2	
L4: SIGNAL 3	
L5: VCC	
L6: SIGNAL 4	

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Block Diagram
Size	Document Number
Custom	MYALL M
Date: Friday, June 16, 2006	Sheet 1 of 59
	Rev SA








2nd source: Fairchild 74ALVC08
73.07408.DHB

AMD suggest to use 74HC09, it
contains open drain output

Add HDT connector for
AMD suggested



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

緯創資通

File
CPU(3/4) CONTROL




Size
A3

Document Number
MYALL M

Date: Friday, June 16, 2006

Rev
SA

Sheet 4 of 59

[illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU(4/4) POWER			
Size A3	Document Number	Rev	
	MYALL M	SA	
Date:	Friday, June 16, 2006	Sheet 5 of	59

CPUCADOUT[15..0] 2
CPUCADOUTJ[15..0] 2

U34F

6 OF 6

NB0CADOUT[15..0]
NB0CADOUTJ[15..0]



CLKOUT_PRI_200MHZ_P

CLKOUT_PRI_200MHZ_N

CLKOUT_SEC_200MHZ_P

CLKOUT_SEC_200MHZ_N


HT_CPU_REQ#

HT_CPU_STOP#

HT_CPU_RESET#

HT_CPU_PWRGD

+2.5V_PLLHTCPU



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

C51M(1/5) HT CPU

Size

Document Number


MYALL M


Rev

SA

Date: Friday, June 16, 2006

Sheet 6 of 59





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
C51M(4/5)CRT/LVDS

Size A3	Document Number MYALL M	Rev SA
Date: Friday, June 16, 2006		Sheet 9 of 59



The diagram shows two capacitors, C373 and C374, connected to memory modules. C373 is connected to M A CLK DDR1 and M A CLK DDR1#. C374 is connected to M A CLK DDR2 and M A CLK DDR2#.


DDR VREF



LAYOUT: Locate close to DIMM

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor



<http://laptop-motherboard-schematic.blogspot.com/>

Decoupling Capacitor

*Put decap near power(0.9V)
and pull-up resistor*



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
DDR2-RESISTOR

Size	Document Number
------	-----------------


MYALL M

Date: Friday, June 16, 2006



Sheet 12 of 59

Rev


LCD/INVERTER CONN



LED



LED BD CONN



<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LCD CONN & LED			
Size	Document Number		Rev
	MYALL M		SA
Date:	Friday, June 16, 2006	Sheet 13 of	59

CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector





Hsync & Vsync level shift



DDC_CLK & DATA level shift



TV CONN








緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT/TV Connector			
Size	Document Number		Rev
	MYALL M		SA
Date:	Friday, June 16, 2006	Sheet 14 of	59




26,27,32 PCI_AD[31..0] <<<>>>

U59A

1 OF 7



Change to 0R




Check ! Shiba don't have this

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			MCP51(2/6)PCI
Size	Document Number	Rev	
A3	MYALL M	SA	
Date:	Friday, June 16, 2006	Sheet	16 of 59



IDE_DATA_P0
IDE_DATA_P1
IDE_DATA_P2
IDE_DATA_P3
IDE_DATA_P4
IDE_DATA_P5
IDE_DATA_P6
IDE_DATA_P7
IDE_DATA_P8
IDE_DATA_P9
IDE_DATA_P10
IDE_DATA_P11
IDE_DATA_P12
IDE_DATA_P13
IDE_DATA_P14
IDE_DATA_P15

IDE_ADDR_P0
IDE_ADDR_P1
IDE_ADDR_P2

IDE_CS1_P#
IDE_CS3_P#
IDE_DACK_P#
IDE_IOW_P#
IDE_INTR_P
IDE_DREQ_P
IDE_IOR_P#
IDE_RDY_P
CABLE_DET_P/GPIO

IDE_DATA_S0
IDE_DATA_S1
IDE_DATA_S2
IDE_DATA_S3
IDE_DATA_S4
IDE_DATA_S5
IDE_DATA_S6
IDE_DATA_S7
IDE_DATA_S8
IDE_DATA_S9
IDE_DATA_S10
IDE_DATA_S11
IDE_DATA_S12
IDE_DATA_S13
IDE_DATA_S14
IDE_DATA_S15

IDE_ADDR_S0
IDE_ADDR_S1
IDE_ADDR_S2

IDE_CS1_S#
IDE_CS3_S#
IDE_DACK_S#
IDE_IOW_S#
IDE_INTR_S
IDE_DREQ_S
IDE_IOR_S#
IDE_RDY_S
CABLE_DET_S/GPIO

IDE_COMP_3P3
IDE_COMP_GND

PIDE_D[15..0] 22

10KR2J-3-GP

SIDE_D[15..0] 22

10KR2J-3-GP

15KR2J-1-GP

121R2F-GP
121R2F-GP

PIDE_DREQ
PIDE_IRQ15
PIDE_IORDY
place near odd connector

SIDE_DREQ
SIDE_IRQ15
SIDE_IORDY
place near odd connector


<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MCP51(3/6)SATA/PATA			
Size A3	Document Number MYALL M	Rev SA	
Date:	Friday, June 16, 2006	Sheet 17 of	59







CD-ROM Connector









SATA PN : 20.F0883.001
PATA PN : 21.E0021.222

HDD Connector




For HDD & SATA both








BLUETOOTH MODULE




EC21 put near BLUE1 / all USB put one choke near connector by EMI request



MDC 1.5 CONNECTOR


CHANGE TO AZ







<http://laptop-motherboard-schematic.blogspot.com/>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
USB / MDC / BLUETOOTH			
Size	Document Number	Rev	SA
MYALL M		Sheet	23 of 59
Date: Friday, June 16, 2006			




60 ~ 100 mils



These are default setting.
NC reserved for others setting.

<http://laptop-motherboard-schematic.blogspot.com/>





Check cap and resistor , for cost down !

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title RTL8211B PHY		
Size A3	Document Number MYALL M	Rev SA
Date: Friday, June 16, 2006	Sheet 24 of 59	

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



3D3V_S5 add 0.1u near LAN1 by EMI request



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size

Document Number

Rev

SA

Date

Friday, June 16, 2006


Sheet

25



of

59

Mini Card Connector




1394 Connector



XD
MS / MS PRO
SD / SD IO / MMC

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	MINI CARD / 1394 / CARD READER
Size	Document Number
Date	Friday, June 16, 2006
Sheet	28 of 50

PCMCIA Socket




Cardbus I/F


CBB D[15..0] << CBB_D[15..0] 26,27
CBB A[25..0] << CBB_A[25..0] 26,27

CBB_IORD# 26
CBB_IOWR# 26
CBB_OE# 26
CBB_WE# 27
CBB_REG# 26
CBB_RDY 27
CBB_WP 27
CBB_RESET# 27
CBB_WAIT# 27
CBB_INPACK# 27

CBB_CE1# 26
CBB_CE2# 26
CBB_BVD1# 27
CBB_BVD2# 27
CBB_CD1# 27
CBB_CD2# 27
CBB_VS1# 27
CBB_VS2# 27




Power switch






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title	PCMCIA	Rev	SA
Size	Document Number	Sheet	29 of 59
Date:	Friday, June 16, 2006	Sheet	29 of 59



[illegible]

16,26,27 PCI_AD[31..0] <<< PCI_AD[31..0]





Check

SB




AV-IN







Internet Button




Mail Button



Power Button



2nd source: 20.K0185.012

Program Button




E-Button

POWER LED FOR BUTTON SIDE




MAIL LED FOR BUTTON SIDE


Cover Up Switch



TOUCH PAD



2nd source: 62.40009.341





Internal KeyBoard CONN



CHECK KB SPEC. AND PIN DEFINE




EMI Bypass cap.



EMI need to change to 270P , but no 270P array only 180 or 470




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BUTTONS / KB / TOUCHPAD			
Size	Document Number		Rev
	MYALL M		SA
Date:	Friday, June 16, 2006	Sheet 35 of 59	



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BIOS	
Size	Document Number
	MYALL M
Date: Friday, June 16, 2006	Sheet 36 of 59
	Rev SA

Run Power



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>RUN POWER and 3D3V_AUX_S5</i>
-------	----------------------------------

Size	Document Number
------	-----------------

MYALL M


Rev	SA
-----	----

Date: Friday, June 16, 2006


Sheet	37	of	59
-------	----	----	----

59


CPU_CORE MAX8760




Max8744 3D3V/5V




Charger_ISL6255




ISL6269_VGA_Core 1D1V



0D9V_S3



Adapter



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Power Block Diagram			
Size	Document Number		Rev
	MYALL M		SA
Date:	Friday, June 16, 2006	Sheet 38 of 59	


CPU_VCORE
VID=1.20V(25W)/1.15V(35W)
Iomax=21A(25W)/35A (35W)
OCP=40A~45A







TABLE 1. VOLTAGE IDENTIFICATION CODES

VID5	VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	1	0	1.500
0	0	0	0	1	1	1.475
0	0	0	1	0	0	1.450
0	0	0	1	0	1	1.425
0	0	0	1	1	0	1.400
0	0	0	1	1	1	1.375
0	0	1	0	0	0	1.350
0	0	1	0	0	1	1.325
0	0	1	0	1	0	1.300
0	0	1	0	1	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	0	1	1.225
0	0	1	1	1	0	1.200
0	0	1	1	1	1	1.175
0	1	0	0	0	0	1.150
0	1	0	0	0	1	1.125
0	1	0	0	1	0	1.100
0	1	0	0	1	1	1.075
0	1	0	1	0	0	1.050
0	1	0	1	0	1	1.025
0	1	0	1	1	0	1.000
0	1	0	1	1	1	0.975
0	1	1	0	0	0	0.950
0	1	1	0	0	1	0.925
0	1	1	0	1	0	0.900
0	1	1	0	1	1	0.875
0	1	1	1	0	0	0.850
0	1	1	1	0	1	0.825
0	1	1	1	1	0	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.7625
1	0	0	0	0	1	0.75
1	0	0	0	1	0	0.7375
1	0	0	0	1	1	0.725
1	0	0	1	0	0	0.7125
1	0	0	1	0	1	0.7
1	1	1	1	1	1	0.375


TON: Frequency:
GND 550KHz
REF 300KHz
OPEN 200KHz
VCC 100KHz

R404,R402 change to 1K82F,Q21,R153,C311 Remove check first !!






緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title 2D5V_S0/1D5V_S0/0D9V/1D2(LD		
Size A3	Document Number	Rev SA
Date: Friday, June 16, 2006	Sheet 42 of 59	MYALL M



CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

KBC, follow Kirkin1
33 CHG_3S_4S >>>

ACSET Threshold 1.27V typ.
ACSET > 1.29V Max. --> AC
DETECT




VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell


ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 90W/19V : I_LIMIT = 4.24A (90%)
ICHG: 4S2P 4800mAh = 3.4A (0.7C)
IPRE_CHG = 260mA


(Power Team)



Adaptor-In to generate DCBATOUT






Battery connector













<Variant Name>



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title G72M ROM & Spread Spectrum


Size Document Number MYALL M Rev SA

Date: Friday, June 16, 2006 Sheet 54 of 59

STRAPS, Mechanical Parts

Check

Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0



Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS
MIOB_D0: RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU
MIOB_D1: RAM_CFG_1	0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU
MIOB_D8: RAM_CFG_2	0011 RFU 0111 RFU 1111 RFU
MIOB_D9: RAM_CFG_3	0011 16MX16

MIOB_D2: CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN
MIOB_D6: CRYSTAL_1	

MIOA_D7: TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT
MIOA_D10: TV_MODE_1	

MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV

G72MZ=6, G73=8

MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
-----------------------------	-------------------------


MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT

MIOB_D7: MOBILE_GPIO	0 GPIO_PULLDN 1 GPIO_FLOAT
----------------------	-------------------------------

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix

<Variant Name>





Date: Friday, June 16, 2006

Title

Rev

Size	Document Number
------	-----------------

motherboard





Date: Friday, June 16, 2006

Sheet

57

of

59



<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Unused CMOS/TTL			
Size A3	Document Number MYALL M		Rev SA
Date:	Friday, June 16, 2006	Sheet 58 of	59

SA

4/18 Add R414~R417 for headphone sound decrease
4/21 Add R718~R720,Q45~Q47 for discharge circuit
Add U68,R721~R725 ,C917~C923 for 1D2V_S0
Add U69,R726~R730,C924~C929 for 1D2V_VGA_S0
4/24 Update GPIO ,check Lan , Add bead into NB,SB's power
4/26 Correct CRT,TV bead and cap , Add EMI cap ,Change Transformer according vender's suggest
4/28 Change spec to Phy
5/4 Reduce Lan cap

SB

5/18 R144 chang to 64.30R15.6DL,Correct SB P/N
5/25 Correct VRAM setting; D9 become mount , C79 become 1u for sometimes can't power on !
6/1 Del RN9 for redudant ; Correct BTSMCLK,BTSMCLK;Dummy R244,EC102~EC104; Change C451,C458 to 4.7u ! ; U20 mount , R248 Dummy; Del RN64-1 AMP_SHUTDOWN;
Change XF1 and XF2 CT to AVDD18 for WOL ;Change C504 to 78.1022N.24L; Add WEBCAM_PW_SW at KBC GPIO27, and U66,F1,F2,C875,R284
6/5 Power , CPU High Side : 84.79N03.037,Low Side : 84.32N03.037 ,Dummy Q42, Q44 ; R159 , 64.66515.6DL ;TC13 change to 79.22719.20L;
R434 change to 64.40235.6DL;R404,R402 change to 64.18015.55L;Q21,R153,C311 Dummy ; Change SKU;Change U49,U50,U45,U46 to 84.04468.037
6/8 Q39 change to 84.27002.F31 ! Add D31,RN87,R576 for Leakage !(Ask KBC change DA2 to open drain);Change R111 source power to 5V_S5_G913
6/9 Add R577~R579 for Dis impedance; Add H42,H43 for ME request;Correct AV-IN pin ;
6/10~13 Add U66,F1,F2,R284,C875 for power switch ! ; add R597,R598 for brightness choice from KBC or SB ; Del Q33,Q32 to reduce MOS ; Change RN37 to 0 Ohm;
Bluetooth_EN change to KBC control; Add CIR_DET(R586,R587);DY RN21 for redudant;Change X4 for vender's suggestion;change C34 and C30 for vender's suggestion;
Add TC21 for accoustic noise;add EC105~EC111,Mount ERC7,ERC8,GND5~GND7 for EMI request;
6/14 Del R46,Change R47 to bigger one ,Change C55 to 10U,add C880 --> for 1D2V_S0 power quality