


See "TEXT" in 0MEMO or 1MEMO property in component

Bolsena-E(AB2) Block Diagram

Project Code: 91.4G401.001
REVISION: 05236-SA



PCI Routing

	IDSEL	IRQ	REQ/GNT
MiniPCI	21	F	0
LAN	23	H	2
7411	22	E (CardBus)	1
7411	17	G (1394)	3
7411	17	E (FlashMedia)	3

www.kythuatvitinh.com

Ref.	function	schematic	BOM

U81	cpu socket	62.10055.121	(DON'T CHANGE) (3mm high)
U80	north bridge	71.RS482.M03	71.RS482.M03 (ver A12)
U43	south bridge	71.SB400.B0U	71.SB400.D0U (ver A13)
U32	clock gen.	71.00137.C0W	71.00137.C0W

U70	VGA M52	71.0M52P.A0U	
U64	VRAM FOR M52		
U65	VRAM FOR M52		
U69	VRAM FOR M52		
U71	VRAM FOR M52		

U66	BIOS SOCKET	72.39040.G03	62.10002.032 (NO NEED WHEN PD)
U66	BIOS IC	72.39040.G03	72.39040.H03 (DIP STAGE IN LAB, SMT IN PD)

U75	GIGA LAN	71.08110.00G	71.08110.A0G
U75	10/100 LAN	71.08110.00G	71.08100.C0G

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

HISTORY

Size

A3

Document Number


Bolsena-E



Rev

SA

Date: Thursday, October 13, 2005

Sheet 2 of 58





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU(4/4)_Power		
Size	Document Number	Rev
A3	Bolsena-E	SA
Date:	Thursday, October 13, 2005	Sheet 7 of 58

M_AA0 111 A0
M_AA1 112 A1
M_AA2 110 A2
M_AA3 109 A3
M_AA4 108 A4
M_AA5 107 A5
M_AA6 106 A6
M_AA7 105 A7
M_AA8 102 A8
M_AA9 101 A9
M_AA10 115 A10 / AP
M_AA11 100 A11
M_AA12 99 A12

M_ABS#0 117 BA0
M_ABS#1 116 BA1

M_DATA R 0 5 DQ0
M_DATA R 1 7 DQ1
M_DATA R 2 13 DQ2
M_DATA R 3 17 DQ3
M_DATA R 4 6 DQ4
M_DATA R 5 8 DQ5
M_DATA R 6 14 DQ6
M_DATA R 7 18 DQ7
M_DATA R 8 19 DQ8
M_DATA R 9 23 DQ9
M_DATA R 10 29 DQ10
M_DATA R 11 31 DQ11
M_DATA R 12 20 DQ12
M_DATA R 13 24 DQ13
M_DATA R 14 30 DQ14
M_DATA R 15 32 DQ15
M_DATA R 16 41 DQ16
M_DATA R 17 43 DQ17
M_DATA R 18 49 DQ18
M_DATA R 19 53 DQ19
M_DATA R 20 42 DQ20
M_DATA R 21 44 DQ21
M_DATA R 22 50 DQ22
M_DATA R 23 54 DQ23
M_DATA R 24 55 DQ24
M_DATA R 25 59 DQ25
M_DATA R 26 65 DQ26
M_DATA R 27 67 DQ27
M_DATA R 28 56 DQ28
M_DATA R 29 60 DQ29
M_DATA R 30 66 DQ30
M_DATA R 31 68 DQ31
M_DATA R 32 127 DQ32
M_DATA R 33 129 DQ33
M_DATA R 34 135 DQ34
M_DATA R 35 139 DQ35
M_DATA R 36 128 DQ36
M_DATA R 37 130 DQ37
M_DATA R 38 136 DQ38
M_DATA R 39 140 DQ39
M_DATA R 40 141 DQ40
M_DATA R 41 145 DQ41
M_DATA R 42 151 DQ42
M_DATA R 43 153 DQ43
M_DATA R 44 142 DQ44
M_DATA R 45 146 DQ45
M_DATA R 46 152 DQ46
M_DATA R 47 154 DQ47
M_DATA R 48 163 DQ48
M_DATA R 49 165 DQ49
M_DATA R 50 171 DQ50
M_DATA R 51 175 DQ51
M_DATA R 52 164 DQ52
M_DATA R 53 166 DQ53
M_DATA R 54 172 DQ54
M_DATA R 55 176 DQ55
M_DATA R 56 177 DQ56
M_DATA R 57 181 DQ57
M_DATA R 58 187 DQ58
M_DATA R 59 189 DQ59
M_DATA R 60 178 DQ60
M_DATA R 61 182 DQ61
M_DATA R 62 188 DQ62
M_DATA R 63 190 DQ63

REVERSE TYPE 5.2MM

/CS0 121
/CS1 122
M_CKE#0 96
M_CKE#1 95

M_DQS R0 11
M_DQS R1 25
M_DQS R2 47
M_DQS R3 61
M_DQS R4 133
M_DQS R5 147
M_DQS R6 169
M_DQS R7 183
M_DQS R7 77

M_ADM R0 12
M_ADM R1 26
M_ADM R2 48
M_ADM R3 62
M_ADM R4 134
M_ADM R5 148
M_ADM R6 170
M_ADM R7 184
M_ADM R7 78

CK0 35
CK1 37
CK2 160
CK1 158
CK2 89
CK2 91
SCL 195
SDA 193
SA0 194
SA1 196
SA2 198
VDD 9
VDD 10
VDD 21
VDD 22
VDD 33
VDD 34
VDD 36
VDD 45
VDD 46
VDD 57
VDD 58
VDD 69
VDD 70
VDD 81
VDD 82
VDD 92
VDD 93
VDD 94
VDD 113
VDD 114
VDD 131
VDD 132
VDD 143
VDD 144
VDD 155
VDD 156
VDD 157
VDD 167
VDD 168
VDD 179
VDD 180
VDD 191
VDD 192
VSS 3
VSS 4
VSS 15
VSS 16
VSS 27
VSS 28
VSS 38
VSS 39
VSS 40
VSS 51
VSS 52
VSS 63
VSS 64
VSS 75
VSS 76
VSS 87
VSS 88
VSS 90
VSS 103
VSS 104
VSS 125
VSS 126
VSS 137
VSS 138
VSS 149
VSS 150
VSS 159
VSS 161
VSS 162
VSS 173
VSS 174
VSS 185
VSS 186
VSS 202

M_ADM#0
M_ADM#1
M_ADM#2
M_ADM#3
M_ADM#4
M_ADM#5
M_ADM#6
M_ADM#7


M_CLK#5 5
M_CLK#6 5
M_CLK#7 5

NOT SUPPORT ECC CHECK
AMD suggested pull-low

1ST 62.10017.701 - 2ND 62.10017.201

Part Number = 62.10017.701
SKT-SODIMM200-24GP

ME : 62.10017.701
2nd : 62.10017.691



M_BA0 112 A0
M_BA1 111 A1
M_BA2 110 A2
M_BA3 109 A3
M_BA4 108 A4
M_BA5 107 A5
M_BA6 106 A6
M_BA7 105 A7
M_BA8 102 A8
M_BA9 101 A9
M_BA10 115 A10 / AP
M_BA11 100 A11
M_BA12 99 A12

M_BBS#0 117 BA0
M_BBS#1 116 BA1

M_DATA R 0 5 DQ0
M_DATA R 1 7 DQ1
M_DATA R 2 13 DQ2
M_DATA R 3 17 DQ3
M_DATA R 4 6 DQ4
M_DATA R 5 8 DQ5
M_DATA R 6 14 DQ6
M_DATA R 7 18 DQ7
M_DATA R 8 19 DQ8
M_DATA R 9 23 DQ9
M_DATA R 10 29 DQ10
M_DATA R 11 31 DQ11
M_DATA R 12 20 DQ12
M_DATA R 13 24 DQ13
M_DATA R 14 30 DQ14
M_DATA R 15 32 DQ15
M_DATA R 16 41 DQ16
M_DATA R 17 43 DQ17
M_DATA R 18 49 DQ18
M_DATA R 19 53 DQ19
M_DATA R 20 42 DQ20
M_DATA R 21 44 DQ21
M_DATA R 22 50 DQ22
M_DATA R 23 54 DQ23
M_DATA R 24 55 DQ24
M_DATA R 25 59 DQ25
M_DATA R 26 65 DQ26
M_DATA R 27 67 DQ27
M_DATA R 28 56 DQ28
M_DATA R 29 60 DQ29
M_DATA R 30 66 DQ30
M_DATA R 31 68 DQ31
M_DATA R 32 127 DQ32
M_DATA R 33 129 DQ33
M_DATA R 34 135 DQ34
M_DATA R 35 139 DQ35
M_DATA R 36 128 DQ36
M_DATA R 37 130 DQ37
M_DATA R 38 136 DQ38
M_DATA R 39 140 DQ39
M_DATA R 40 141 DQ40
M_DATA R 41 145 DQ41
M_DATA R 42 151 DQ42
M_DATA R 43 153 DQ43
M_DATA R 44 142 DQ44
M_DATA R 45 146 DQ45
M_DATA R 46 152 DQ46
M_DATA R 47 154 DQ47
M_DATA R 48 163 DQ48
M_DATA R 49 165 DQ49
M_DATA R 50 171 DQ50
M_DATA R 51 175 DQ51
M_DATA R 52 164 DQ52
M_DATA R 53 166 DQ53
M_DATA R 54 172 DQ54
M_DATA R 55 176 DQ55
M_DATA R 56 177 DQ56
M_DATA R 57 181 DQ57
M_DATA R 58 187 DQ58
M_DATA R 59 189 DQ59
M_DATA R 60 178 DQ60
M_DATA R 61 182 DQ61
M_DATA R 62 188 DQ62
M_DATA R 63 190 DQ63

REVERSE TYPE 9.2MM

/CS0 121
/CS1 122
M_CKE#0 96
M_CKE#1 95


M_DQS R0 11
M_DQS R1 25
M_DQS R2 47
M_DQS R3 61
M_DQS R4 133
M_DQS R5 147
M_DQS R6 169
M_DQS R7 183
M_DQS R7 77

M_ADM R0 12
M_ADM R1 26
M_ADM R2 48
M_ADM R3 62
M_ADM R4 134
M_ADM R5 148
M_ADM R6 170
M_ADM R7 184
M_ADM R7 78


CK0 35
CK1 37
CK2 160
CK1 158
CK2 89
CK2 91
SCL 195
SDA 193
SA0 194
SA1 196
SA2 198
VDD 9
VDD 10
VDD 21
VDD 22
VDD 33
VDD 34
VDD 36
VDD 45
VDD 46
VDD 57
VDD 58
VDD 69
VDD 70
VDD 81
VDD 82
VDD 92
VDD 93
VDD 94
VDD 113
VDD 114
VDD 131
VDD 132
VDD 143
VDD 144
VDD 155
VDD 156
VDD 157
VDD 167
VDD 168
VDD 179
VDD 180
VDD 191
VDD 192
VSS 3
VSS 4
VSS 15
VSS 16
VSS 27
VSS 28
VSS 38
VSS 39
VSS 40
VSS 51
VSS 52
VSS 63
VSS 64
VSS 75
VSS 76
VSS 87
VSS 88
VSS 90
VSS 103
VSS 104
VSS 125
VSS 126
VSS 137
VSS 138
VSS 149
VSS 150
VSS 159
VSS 161
VSS 162
VSS 173
VSS 174
VSS 185
VSS 186
VSS 202

M_ADM#0
M_ADM#1
M_ADM#2
M_ADM#3
M_ADM#4
M_ADM#5
M_ADM#6
M_ADM#7

M_CLK#4 5
M_CLK#5 5
M_CLK#6 5






2D5V_S3



SKT-SODIMM200U1GP

! NOT THIS LIBRARY

M_ADM[R7..0] 9
M_DATA_R[63..0] 9
M_DQS_R[7..0] 9
M_AA[13..0] 5.9
M_ABS#[1..0] 5.9
M_BA[13..0] 5.9
M_BBS#[1..0] 5.9



(Bottom view)

DDR1(Reverse 5.2mm)

DDR2(Reverse 9.2mm)

62.10017.391
ME : 62.10017.391

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DDR SO-DIMM SKT


Bolsena-E

Rev SA

Sheet 8 of 58


SERIES DAMPING

PLACE RNs CLOSE TO FIRST DIMM, < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS



PARALLEL TERMINATION

PULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM (DM2)
NO EQUAL LENGTH LIMITATION






05/10
Remove the damping resistor for AMD suggest.

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size A3 Document Number
Date: Thursday, October 13, 2005
Sheet 9 of 58
Rev SA
Bolsena-E
DDR DAMPING & TERMINATION


LAYOUT:Place alternating caps to GND and 2D5_S3



LAYOUT:Place at end of the DIMMs



LAYOUT:Place close to Power Pin of DDR socket.



CLAW HAMMER TO NB

NB TO CLAW HAMMER

4 CPUCADOUT[15..0] >>>>
4 CPUCADOUTJ[15..0] >>>>

CPUCADOUT15 T26 HT_RXCAD15P
CPUCADOUTJ15 R26 HT_RXCAD15N
CPUCADOUT14 U25 HT_RXCAD14P
CPUCADOUTJ14 U24 HT_RXCAD14N
CPUCADOUT13 V26 HT_RXCAD13P
CPUCADOUTJ13 U26 HT_RXCAD13N
CPUCADOUT12 W25 HT_RXCAD12P
CPUCADOUTJ12 W24 HT_RXCAD12N
CPUCADOUT11 AA25 HT_RXCAD11P
CPUCADOUTJ11 AA24 HT_RXCAD11N
CPUCADOUT10 AB26 HT_RXCAD10P
CPUCADOUTJ10 AA26 HT_RXCAD10N
CPUCADOUT9 AC25 HT_RXCAD9P
CPUCADOUTJ9 AC24 HT_RXCAD9N
CPUCADOUT8 AD26 HT_RXCAD8P
CPUCADOUTJ8 AC26 HT_RXCAD8N

CPUCADOUT7 R29 HT_RXCAD7P
CPUCADOUTJ7 R28 HT_RXCAD7N
CPUCADOUT6 T30 HT_RXCAD6P
CPUCADOUTJ6 R30 HT_RXCAD6N
CPUCADOUT5 T28 HT_RXCAD5P
CPUCADOUTJ5 T29 HT_RXCAD5N
CPUCADOUT4 V29 HT_RXCAD4P
CPUCADOUTJ4 U29 HT_RXCAD4N
CPUCADOUT3 Y30 HT_RXCAD3P
CPUCADOUTJ3 W30 HT_RXCAD3N
CPUCADOUT2 Y28 HT_RXCAD2P
CPUCADOUTJ2 Y29 HT_RXCAD2N
CPUCADOUT1 AB29 HT_RXCAD1P
CPUCADOUTJ1 AA29 HT_RXCAD1N
CPUCADOUT0 AC29 HT_RXCAD0P
CPUCADOUTJ0 AC28 HT_RXCAD0N

PART 10F6

HYPER TRANSPORT CPU I/F

HT_TXCAD15P R24 NB0CADOUT15
HT_TXCAD15N R25 NB0CADOUTJ15
HT_TXCAD14P N26 NB0CADOUT14
HT_TXCAD14N P26 NB0CADOUTJ14
HT_TXCAD13P N24 NB0CADOUT13
HT_TXCAD13N N25 NB0CADOUTJ13
HT_TXCAD12P L26 NB0CADOUT12
HT_TXCAD12N M26 NB0CADOUTJ12
HT_TXCAD11P J26 NB0CADOUT11
HT_TXCAD11N K26 NB0CADOUTJ11
HT_TXCAD10P J24 NB0CADOUT10
HT_TXCAD10N J25 NB0CADOUTJ10
HT_TXCAD9P G26 NB0CADOUT9
HT_TXCAD9N H26 NB0CADOUTJ9
HT_TXCAD8P G24 NB0CADOUT8
HT_TXCAD8N G25 NB0CADOUTJ8


HT_TXCAD7P L30 NB0CADOUT7
HT_TXCAD7N M30 NB0CADOUTJ7
HT_TXCAD6P L28 NB0CADOUT6
HT_TXCAD6N L29 NB0CADOUTJ6
HT_TXCAD5P J29 NB0CADOUT5
HT_TXCAD5N K29 NB0CADOUTJ5
HT_TXCAD4P H30 NB0CADOUT4
HT_TXCAD4N H29 NB0CADOUTJ4
HT_TXCAD3P E29 NB0CADOUT3
HT_TXCAD3N E28 NB0CADOUTJ3
HT_TXCAD2P D30 NB0CADOUT2
HT_TXCAD2N E30 NB0CADOUTJ2
HT_TXCAD1P D28 NB0CADOUT1
HT_TXCAD1N D29 NB0CADOUTJ1
HT_TXCAD0P B29 NB0CADOUT0
HT_TXCAD0N C29 NB0CADOUTJ0

HT_TXCLK1P L24 NB0HTTCLKOUT1
HT_TXCLK1N L25 NB0HTTCLKOUTJ1
HT_TXCLK0P E29 NB0HTTCLKOUT0
HT_TXCLK0N G29 NB0HTTCLKOUTJ0

HT_TXCTLN M29 NB0HTTCTL0UT
HT_TXCTLN M28 NB0HTTCTL0UTJ

HT_TXCALP B28 HT_TXCALP 1 R498 2 100R2F-L1-GP-U
HT_TXCALN A28 HT_TXCALN

NB0CADOUT[15..0] 4
NB0CADOUTJ[15..0] 4



AROUND NB

4 CPUHTTCLKOUT1 >>>> CPUHTTCLKOUT1 Y26 HT_RXCLK1P
4 CPUHTTCLKOUTJ1 >>>> CPUHTTCLKOUTJ1 W26 HT_RXCLK1N
4 CPUHTTCLKOUT0 >>>> CPUHTTCLKOUT0 W29 HT_RXCLK0P
4 CPUHTTCLKOUTJ0 >>>> CPUHTTCLKOUTJ0 W28 HT_RXCLK0N






4 CPUHTTCTL0UT0 >>>> CPUHTTCTL0UT0 P29 HT_RXCTLN
4 CPUHTTCTL0UTJ0 >>>> CPUHTTCTL0UTJ0 N29 HT_RXCTLN


1D2V_S0 1 R124 2 49D9R2F-GP RXCALN D27 HT_RXCALN
1 R125 2 49D9R2F-GP RXCALP E27 HT_RXCALP


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ATI-RS482M (1 of 4) HT	
Size	Document Number
A3	Bolsena-E
Date: Thursday, October 13, 2005	Sheet 11 of 58
Rev	SA

49 PEG_TXP[15..0] <<<—
49 PEG_TXN[15..0] <<<—
49 PEG_RXP[15..0] >>>—
49 PEG_RXN[15..0] >>>—









CRT CONN

200mA Rating/Spec 500mA



TV CONN






Title		CRT/TV	
Size	Document Number	Rev	
A3	Bolsena-E	SA	
Date:	Thursday, October 13, 2005	Sheet	15 of 58

20.20378.015
VIDEO-15-42-GP
ME : 20.20378.015

22.10021.D81
ME : 22.10021.D81

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LEDs



- on KB cover

LED	V	V				V	V	V
Button	V	V	V	V	V			
	POWER1	E-MAIL	INTERNET	e-BTN	PROGRAM	CAPS	NUM	HDD

Front panel

LED	V	V	V	V
Button	V	V		


Charger:
 Green : DC only with Battery full with DC
 Orange : Charging
 Orange Blink : Battery low

Bluetooth Wireless Charger Power2

Power2:
Green : S0
Orange : S3
Orange Blinking : Enter S4


(Please See M.E. drawing LED position)

LCD CONN



LCD POWER


Layout 40 mil
LCDPOWER_S0









<Variant Name>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD / LEDs			
Size A3	Document Number		Rev SA
Bolsena-E			
Date: Thursday, October 13, 2005	Sheet	16 of	58











Layout 15 mil




Layout 15 mil



ME : 20.D0198.103
2nd: 20.F0714.003

Layout 30 mil




Setting T8 as
100 Degree

V_DEGREE
=(((Degree-72)*0.02)+0.34)*VCC
HW thermal shut down temperature
setting 95 degree . Put Near CPU .

DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Dummy when G792 enhanced T8 function


T8_RSET:27K SET TO 80°C
T8_RSET:20K SET TO 90°C
T8_RSET:15K SET TO 100°C



Put under CPU Socket

Dummy when use UMA

By Sourcer request:
Main souce 74.00709.07F
Second souce
74.00710.03P
74.06509.07F
74.06510.A7P







(dummy, KBC already delay)

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
THERMAL G792			
Size	Document Number		Rev
Custom	Bolsena-E		SA
Date:	Thursday, October 13, 2005	Sheet 22 of	58


USB PORT




22.10218.H01



22.10218.H01




22.10218.H01




22.10218.H01

ME : 22.10218.H01
2ND : 22.10245.H11

BLUETOOTH MODULE




MDC 1.5 CONN




<Variant Name>			
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
USB / MDC / BLUETOOTH			
Size	Document Number	Rev	
A3		SA	
Date:	Thursday, October 13, 2005	Sheet	23 of 58


HDD



SATA Connector




For HDD & SATA both




ME : 20.F0777.022

CDROM





<Variant Name>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
HDD / CDROM / SATA			
Size	Document Number	Rev	
A3		SA	
Date: Thursday, October 13, 2005		Sheet	of
		24	58



Power switch






MINI-PCI



ME : 62.10032.061
2ND : 62.10043.221


62.10032.031 - 2ND

<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title MINI-PCI		
Size A3	Document Number Bolsena-E	Rev SA
Date: Thursday, October 13, 2005 Sheet 29 of 58		



[illegible]


GIGA Lan Transformer LANKOM 68.02402.30A
netSWAP 68.62401.301 (GIGA ,Thick)


NETSWAP GIGA THICK PN IS 68.62401.301, DON'T USE NETSWAP THIN



- 1.route on bottom as differential pairs.
- 2.Tx+Tx- are pairs. Rx+ /Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.







[illegible]

>>> KBC_D[0..7] 34

34 KBCBIOS_WE#
34 KBCBIOS_RD#
34 KBCBIOS_CS#

3D3V_AUX_S5

C895 U77
SCD1U16V2ZY-2G

34 KBC_D0
34 KBC_D1
34 KBC_D2
34 KBC_D3
34 KBC_D4
34 KBC_D5
34 KBC_D6
34 KBC_D7

SST39VF040-70-1

(SOCKET) 62.10002.032 - (IC)72.39040.H03 IN DIP,SMT

34 A0
34 A1
34 A2
34 A3
34 A4
34 A5
34 A6
34 A7

ROM SIZE MAX. 512KBYTE

PLCC32 Socket P/N:
SSKT3262.10002.032
SSKT32 62.10005.032

3D3V_S0
3D3V_S0

RN24
SRN10KJ-6-GP

34 KBC_BB_ENABLE#
34 CHK_PW#
34 MATRIXID1#
34 MATRIXID2#

SW1
SW-2184LPSTR-1GP

Keyboard matrix (from vendor)


	US	Jap	Eur	Other
Low Bit				
MATRIXID1#	1	1	0	0
High Bit				
MATRIXID2#	1	0	1	0


<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS ROM			
Size A3	Document Number Bolsena-E		Rev SA
Date: Thursday, October 13, 2005	Sheet	36 of	58



Run Power







<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWERGOOD&ENABLES			
Size	Document Number		Rev
Custom	Bolsena-E		SA
Date:	Thursday, October 13, 2005	Sheet 39 of	58


**CPU_CORE
MAX1544ETL**




**TPS51120
5V/3D3V**




**TI TPS5130
2D5V/1D2V/1D8V**




Charger_Max8725




5V_AUX_S5




1D25V_S3



**FAN5234_VGA_Core
1D15V or 1D20V**



Adapter



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
POWER BLOCK DIAGRAM			
Size A3	Document Number		Rev SA
Date: Thursday, October 13, 2005		Sheet 40 of 58	


(Power Team)



CPU_VCORE
VID=1.20V
Iomax=27.3A (35W)
OCP=40A~45A

VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	1.550
0	0	0	0	1	1.525
0	0	0	1	0	1.500
0	0	0	1	1	1.475
0	0	1	0	0	1.450
0	0	1	0	1	1.425
0	0	1	1	0	1.400
0	0	1	1	1	1.375
0	1	0	0	0	1.350
0	1	0	0	1	1.325
0	1	0	1	0	1.300
0	1	0	1	1	1.275
0	1	1	0	0	1.250
0	1	1	0	1	1.225
0	1	1	1	0	1.200
0	1	1	1	1	1.175
1	0	0	0	0	1.150
1	0	0	0	1	1.125
1	0	0	1	0	1.100
1	0	0	1	1	1.075
1	0	1	0	0	1.050
1	0	1	0	1	1.025
1	0	1	1	0	1.000
1	0	1	1	1	0.975
1	1	0	0	0	0.950
1	1	0	0	1	0.925
1	1	0	1	0	0.900
1	1	0	1	1	0.875
1	1	1	0	0	0.850
1	1	1	0	1	0.825
1	1	1	1	0	0.800
1	1	1	1	1	Shutdown

TON: Frequency:
GND 550KHz
REF 300KHz
OPEN 200KHz
VCC 100KHz

From KBC






SB 0203

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU Vcore 2			
Size	Document Number		Rev
A3	Bolsena-E		SA
Date: Thursday, October 13, 2005		Sheet 42 of	58

(Power Team)



$$V_{out} = 1V * (R1 + R2) / R2$$

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	switcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51120 / 3D3V / 5V**

Size A3	Document Number	Rev -1
---------	-----------------	--------

Date: Thursday, October 13, 2005 Sheet 43 of 58




<Variant Name>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D2V_S3 / 3D3V_AUX			
Size A3	Document Number		Rev SA
Bolsena-E			
Date: Thursday, October 13, 2005	Sheet 44	of 58	

(Power Team)

For 2.5V
SETTING=2.516V




For 1.2V
SETTING=1.2172V




TI TPS5130 for 2.5V, 1.2V, 1.8V

$V_o = (R1 * 0.85) / R2 + 0.85$
(1D2V=>CH1 , 1D8V=>CH2 , 2D5V =>CH3)

For 1.8V
SETTING=1.8275V



	Condition	Voltage
PWM_SEL	H : Auto PWM/SKIP	2.2V(Min)~
	L : PWM fixed (300KHz)	~0.3V(Max)



	Condition	Voltage
PWM_SEL	H : Auto PWM/SKIP	2.2V(Min)~
	L : PWM fixed (300KHz)	~0.3V(Max)

<Variant Name>







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
TPS5130 1D2V/1D8V2D5V/ (1/2)


Size A3 Document Number Rev SA
Bolsena-E
Date: Thursday, October 13, 2005 Sheet 45 of 58

(Power Team)


TI TPS5130 for 2D5V, 1D2V, 1D8V
(1D2V=>CH1 , 1D8V=>CH2 , 2D5V =>CH3)




```
AC_IN Threshold 2.089V Max.  
AC_IN > 2.089V --> AC DETECT
```





Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



Low3 Circuit :





REFER TO PCI EXPRESS DESIGN GUIDE
FOR RECOMMENDED AC COUPLING CAPS
PLACEMENT ALONG THE TX INTERCONNECT

PCIE SIGNALS CONNECT TO ROOT COMPLEX

M52P: 71.0M52P.A0U


PART 1 OF 7

PCIE-EXPRESS
INTERFACE

FOR M26X
PCIE_CALRN = 100R
PCIE_CALRP = 150R
PCIE_CALI = 10K
FOR M52P,M54P,M56P
PCIE_CALRN = 2K
PCIE_CALRP = 562R
PCIE_CALI = 1.47K

MEM_ID0	MEM_ID1	MEM_ID2	MEM_ID3	MEM	SIZE	VENDOR	CHIPS
1	0	1	0	64M	16M*16	Infineon	x2
1	1	1	0	64M	16M*16	Hynix	x2
0	1	1	1	128M	16M*16	Samsung	x4
0	0	1	0	256M	32M*16	Samsung	x4
0	0	1	0	128M	16M*16	Infineon	x4
0	1	0	0	256M	32M*16	Infineon	x4
1	0	0	0	128M	16M*16	Hynix	x4
0	0	0	0	256M	32M*16	Hynix	x4

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPH_EN	GPIO1	TRANSMITTER DE-EMPHASIS ENABLE DEPENDS ON PCIE CHIPSET BEING USED FOR M26X,M5X INSTALL WITH ATI RS480,RS400,RX480, RC410,RS482 CHIPSETS FOR M26X ONLY DO NOT INSTALL WITH INTEL 915PM CHIPSET	TBD
RSVD	GPIO(3:2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANES DEBUG ACCESS	GPIO4	NOT REVERSED LANE (M26X) NO DEBUG ACCESS (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
STRAP_FORCE_COMPLIANCE sets the desired PCIE PLL bandwidth for M5x parts.	GPIO5	DO NOT FORCE COMPLIANCE STATE QUICKLY (M26X) NO ATI FEATURE ENABLED (M52P,M54P,M56P)	INSTALL 10K RESISTORS
COMMON MODE RANGE RSVD	GPIO6	NORMAL RANGE (M26X) NO ATI FEATURE ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
DEBUG ACCESS FORCE_COMPLIANCE	GPIO8	NO DEBUG ACCESS (M26X) DON'T FORCE COMPLIANCE STATE(M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
ROMIDCFG(3:0)	GPIO[9:13:11]	SERIAL FLASH ROM TYPE (M26X,M52P,M54P,M56P) - SERIAL M25P10 ROM	1011
MEMORY APERTURE SIZE	GPIO[13:11]	IF NO ROM GPIO11(M26X) AND GPIO12,13(M52,M54,M56) SET MEMORY APERTURE SIZE SEE M26X,M54X,M56X DATA BOOK FOR MEMORY,FRAME BUFFER APERTURE SETTINGS	TBD
MEM_TYPE	MEMID (3:0)	MEMORY TYPE AND SPEED SELECT	TBD
RSVD NO STRAP FUNCTION	H2SYNC V2SYNC GENERICC	ATI FEATURE NOT ENABLED (M52P,M54P,M56P) NO STRAP (M26X)	DO NOT INSTALL 10K RESISTORS
RSVD NO STRAP FUNCTION	PCIE_TEST	ATI FEATURE NOT ENABLED (M52P,M54P,M56P) NO STRAP (M26X)	



When no ROM is attached, GPIO[9] is set to 0.
GPIO[13:12] is used to select the frame buffer aperture size.
GPIO[13:12] = 00: 128M frame buffer, same as ROM strap 00
GPIO[13:12] = 01: 256M frame buffer, same as ROM strap 01
GPIO[13:12] = 10: 64M frame buffer, same as ROM strap 10
GPIO[13:12] = 11: reserved, same as ROM strap 11

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ATI M5X-P PCIE 1/4

Size

Document Number

AG1

Rev

SA

Date: Thursday, October 13, 2005

Sheet 49 of 58

[illegible]

NTL_DVRDATA[23_0]

ANY UNUSED GPIO CAN OPTIONALLY BE PANEL TYPE CONFIG STRAPS

ANY UNUSED GPIO CAN OPTIONALLY BE USED FOR MEMORY TYPE CONFIG STRAPS

3D3V_S0

R57
10KR2J-2-GP

VGA_ALERT#

VOLTAGE DIVIDER 3.3V MEM SS
MODOUT TO 1.2V XTALIN/OUT
adjust SWING at 1.2v

AK17	LVSSR_1	LVDS PLL and I/O GND
AJ19	LVSSR_2	
AE18	LVSSR_3	
AH17	LVSSR_4	
AG17	LVSSR_5	
AG19	LVSSR_6	
AH19	LVSSR_7	

10

[illegible][illegible]

DA

Mo
Int

Internal SC	ADS PL d I/O ND
----------------	-----------------------

GENERICC	AE23
LPVSS	AE18
LVSSR_10	AE22
LVSSR_9	AE17
LVSSR_8	AE21

FOR M26X GENERIC
NO CONNECT OR
EXT SPREAD SPI
FOR M52P,M54P,M5
IT IS GPIO

CC
R
ELECTRUM INPUT
6P

Title		ATI M	
Size	A3	Document Number	


資通


Wistron Corp.
21F, 88, Sec.1, Hsin Tai Wu Rd.
Taipei Hsien 221, Taiwan, R.O.C.

M5X-P IO 2/4

member

Bolsena-E

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ATI M5X-P IO 2/4			
Size	Document Number	Rev	
A3	Bolsena-E	SA	
Date:	Thursday, October 13, 2005	Sheet	50 of 58



Ch-B
FOR M52P, M54P, ...
PIN H2 IS MA1
PIN H3 IS MA2
PIN D5 IS MA3
PIN F5 IS MA3
FOR M56P
PIN H2 IS MA1
PIN H3 IS MA1
PIN D5 IS MA1
PIN F5 IS MA3

Part 4 of 7

MEMORY INTERFACE B

QDQ_0 MAB_0 G4 MAB0
QDQ_1 MAB_1 E6 MAB1
QDQ_2 MAB_2 E4 MAB2
QDQ_3 MAB_3 H4 MAB3
QDQ_4 MAB_4 J5 MAB4
QDQ_5 MAB_5 G5 MAB5
QDQ_6 MAB_6 F5 MAB6
QDQ_7 MAB_7 H6 MAB7
QDQ_8 MAB_8 G3 MAB8
QDQ_9 MAB_9 D2 MAB9
QDQ_10 MAB_10 G4 MAB10
QDQ_11 MAB_11 F2 MAB11
QDQ_12 MAB_12
QDQ_13 MAB_13
QDQ_14 MAB_14
QDQ_15 MAB_15
QDQ_16
QDQ_17
QDQ_18 DQMBb_0 B8 DQMB#0
QDQ_19 DQMBb_1 D9 DQMB#1
QDQ_20 DQMBb_2 G9 DQMB#2
QDQ_21 DQMBb_3 K7 DQMB#3
QDQ_22 DQMBb_4 M5 DQMB#4
QDQ_23 DQMBb_5 V2 DQMB#5
QDQ_24 DQMBb_6 W4 DQMB#6
QDQ_25 DQMBb_7 I9 DQMB#7
QDQ_26
QDQ_27
QDQ_28
QDQ_29 QSB_0 B9 RDQSB0
QDQ_30 QSB_1 D10 RDQSB1
QDQ_31 QSB_2 H10 RDQSB2
QDQ_32 QSB_3 K6 RDQSB3
QDQ_33 QSB_4 N4 RDQSB4
QDQ_34 QSB_5 U2 RDQSB5
QDQ_35 QSB_6 U4 RDQSB6
QDQ_36 QSB_7 V8 RDQSB7
QDQ_37
QDQ_38
QDQ_39 QSB_0B B10 WDQSB0
QDQ_40 QSB_1B E10 WDQSB1
QDQ_41 QSB_2B G10 WDQSB2
QDQ_42 QSB_3B J7 WDQSB3
QDQ_43 QSB_4B M4 WDQSB4
QDQ_44 QSB_5B U3 WDQSB5
QDQ_45 QSB_6B V4 WDQSB6
QDQ_46 QSB_7B V9 WDQSB7
QDQ_47
QDQ_48
QDQ_49 ODTB D6 ODTB0
QDQ_50 ODTB1 J4 ODTB1
QDQ_51
QDQ_52 CLKB0 B4 CLKB0
QDQ_53 CLKB0b B5 CLKB0#
QDQ_54
QDQ_55 CKEB0 C2 CKEB0
QDQ_56 RASB0b E2 RASB0#
QDQ_57 RASB0b E2 RASB0#
QDQ_58 CASB0b D3 CASB0#
QDQ_59 CASB0b D3 CASB0#
QDQ_60 WEB0b B2 WEB0#
QDQ_61 WEB0b B2 WEB0#
QDQ_62 CSB0b_0 D2 CSB0_0#
QDQ_63 CSB0b_1 D3 CSB0_1#
QDQ_64
QDQ_65
QDQ_66
QDQ_67
QDQ_68
QDQ_69
QDQ_70
QDQ_71
QDQ_72
QDQ_73
QDQ_74
QDQ_75
QDQ_76
QDQ_77
QDQ_78
QDQ_79
QDQ_80
QDQ_81
QDQ_82
QDQ_83
QDQ_84
QDQ_85
QDQ_86
QDQ_87
QDQ_88
QDQ_89
QDQ_90
QDQ_91
QDQ_92
QDQ_93
QDQ_94
QDQ_95
QDQ_96
QDQ_97
QDQ_98
QDQ_99

TP8 TPAD28

For GDDR2


TPB1 TPAD28



TP4 TPAD28

GP

For GDDR2

54	CLKB0	CLKB0#	<<<	CLKB0	CLKB0#
55	CLKB1	CLKB1#	<<<	CLKB1	CLKB1#
54,55	RDQSB[7..0]		<<<	RDQSB[7..0]	
54,55	DQMB#[7..0]		<<<	DQMB#[7..0]	
54,55	MDB[63..0]		<<<	MDB[63..0]	
54,55	MAB[11..0]		<<<	MAB[11..0]	
54,55	WDQSB[7..0]		<<<	WDQSB[7..0]	





RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,.....

General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE_VDDR_12, PCIE_PVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 ->VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:

Figure 2-2. Real Power Up Sequence

As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.

CAPACITOR










Symbol name	Value	Tolerance (J: +/-5, K: +/-10, M: +/-20, Z: +80/-20)	Rating (X5R / X7R < 80%, Y5V/Y5U/Z5U < 1/3)	Size 2=>0402, 3=>0603, 5=>0805 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance J, K, M, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic


<Variant Name>

Title		Rev	
Size		SA	
A3		Document Number	
Date: Thursday, October 13, 2005		Sheet 53 of 58	
Bolsena-E		SA	
ATI M5X-P POWER SEQUENCE		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

CHAN B DDR2 84BGA 32MX16 MEMORY



FOR M56P AT DDR2 MEMORY SPEEDS ABOVE 350MHZ
MEMORY CONTROL SIGNALS WE,CAS,RAS,CS,CKE,ODT
AND MEMORY ADDRESS SIGNALS REQUIRE 55 OHM PULLUP
TO A VTT RAIL (50% OF VDDQ)



72.55616.C0U IC VRAM HY5PS561621AFP-25 FBGA(16M*16, 400Mhz)
72.51216.D0U IC VRAM HY5PS121621BFP-25 FBGA(32M*16, 400Mhz)




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM 1/2**

Size: A3 Document Number: **Bolsena-E** Rev: SA

Date: Thursday, October 13, 2005 Sheet: 54 of 58



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
VRAM 2/2

Size A3 Document Number
Bolsena-E

Date: Thursday, October 13, 2005 Sheet 55 of 58

FAN5234 FOR VGA_Core

☐ Dummy when use 'UMA' (whole page)



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA CORE 1D1V

Size
A3

Document Number	
-----------------	--

Bolsena-E

Rev	SA
-----	----

(Power Team)

TV SWITCH

Function	S
A to B0	L
A to B1	H

