


MYALL2 Block Diagram



PCB Layer Stackup	
L1:	Signal 1
L2:	VCC
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	Signal 4

Project Code	PCB
91.4G901.001	06203-MP

CPU DC/DC ISL6262 37 ~ 38	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

SYSTEM DC/DC MAX8744 35	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
APL5331-KAC APL5912-KAC APL5308-25AC 40	
INPUTS	OUTPUTS
1D5V_S5	1D05V_S0
1D8V_S3	1D5V_S0
3D3V_S5	1D5V_S5
3D3V_S0	2D5V_S0
APW7057-KC TPS51100DGQ APL5331-KAC 41	
INPUTS	OUTPUTS
5V_S5	3D3V_S5
5V_S5	1D8V_S3
5V_S5	0D9V
1D8V_S0	1D2V_S0

CHARGER ISL6255 42	
INPUTS	OUTPUTS
DCBATOUT	BT+ 16.8V 3A

ICH7M Integrated Pull-up and Pull-down Resistors

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPIO17, PME#, LAD[3:0]#/FWH[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+ -0.25 Center
1	0	0	1	+ -0.5 Center
1	0	1	0	+ -0.75 Center
1	0	1	1	+ -1.0 Center
1	1	0	0	+ -0.25 Center
1	1	0	1	+ -0.5 Center
1	1	1	0	+ -0.75 Center
1	1	1	1	+ -1.0 Center

PCI Routing

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->F, B->E	0
MiniPCI	21	A/B -> E	1

Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDV0CTRL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size

Document Number

Rev

MYALL2


MP





Date: Friday, March 24, 2006

Sheet 2 of 57









Place them near to the chip (< 0.5")

4 H_D#[63..0] <<< H_D#[63..0]

3 CLK_MCH_BCLK
3 CLK_MCH_BCLK#

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	K2	H_D#_4
H_D#5	G1	H_D#_5
H_D#6	G2	H_D#_6
H_D#7	K9	H_D#_7
H_D#8	K1	H_D#_8
H_D#9	K7	H_D#_9
H_D#10	J8	H_D#_10
H_D#11	H4	H_D#_11
H_D#12	J3	H_D#_12
H_D#13	K11	H_D#_13
H_D#14	G4	H_D#_14
H_D#15	T10	H_D#_15
H_D#16	T3	H_D#_16
H_D#17	U7	H_D#_17
H_D#18	U9	H_D#_18
H_D#19	U11	H_D#_19
H_D#20	T11	H_D#_20
H_D#21	W5	H_D#_21
H_D#22	T1	H_D#_22
H_D#23	T8	H_D#_23
H_D#24	T4	H_D#_24
H_D#25	W7	H_D#_25
H_D#26	U5	H_D#_26
H_D#27	W6	H_D#_27
H_D#28	T5	H_D#_28
H_D#29	AB7	H_D#_29
H_D#30	AA9	H_D#_30
H_D#31	W4	H_D#_31
H_D#32	W3	H_D#_32
H_D#33	Y3	H_D#_33
H_D#34	Y7	H_D#_34
H_D#35	W5	H_D#_35
H_D#36	Y10	H_D#_36
H_D#37	AB8	H_D#_37
H_D#38	W2	H_D#_38
H_D#39	AA4	H_D#_39
H_D#40	AA7	H_D#_40
H_D#41	AA2	H_D#_41
H_D#42	AA6	H_D#_42
H_D#43	AA10	H_D#_43
H_D#44	Y8	H_D#_44
H_D#45	AA1	H_D#_45
H_D#46	AB4	H_D#_46
H_D#47	AC9	H_D#_47
H_D#48	AB11	H_D#_48
H_D#49	AC11	H_D#_49
H_D#50	AB3	H_D#_50
H_D#51	AC2	H_D#_51
H_D#52	AD1	H_D#_52
H_D#53	AD9	H_D#_53
H_D#54	AC1	H_D#_54
H_D#55	AD7	H_D#_55
H_D#56	AC6	H_D#_56
H_D#57	AB5	H_D#_57
H_D#58	AD10	H_D#_58
H_D#59	AD4	H_D#_59
H_D#60	AC8	H_D#_60
H_D#61		H_D#_61
H_D#62		H_D#_62
H_D#63		H_D#_63

H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING

H_CLKIN	AG2	H_CLKIN
H_CLKIN#	AG1	H_CLKIN#

CALISTOGA K194501.006

HOST

H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	E11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	E9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	H13	H_A#15
H_A#_16	J15	H_A#16
H_A#_17	F14	H_A#17
H_A#_18	D12	H_A#18
H_A#_19	C11	H_A#19
H_A#_20	A12	H_A#20
H_A#_21	A13	H_A#21
H_A#_22	E13	H_A#22
H_A#_23	G13	H_A#23
H_A#_24	E12	H_A#24
H_A#_25	B12	H_A#25
H_A#_26	B14	H_A#26
H_A#_27	C12	H_A#27
H_A#_28	A14	H_A#28
H_A#_29	C14	H_A#29
H_A#_30	D14	H_A#30
H_A#_31		H_A#31

H_ADS#	E8	H_ADS#
H_ADSTB#_0	B9	H_ADSTB#_0
H_ADSTB#_1	C13	H_ADSTB#_1
H_VREF	J13	H_VREF
H_BNR#	C6	H_BNR#
H_BPR#	E6	H_BPR#
H_BREQ#	C7	H_BREQ#
H_CPURST#	B7	H_CPURST#
H_DBSY#	A7	H_DBSY#
H_DEFER#	C3	H_DEFER#
H_DPWR#	J9	H_DPWR#
H_DRDY#	H8	H_DRDY#
H_VREF_1	K13	H_VREF_1

H_DINV#_0	J7	H_DINV#0
H_DINV#_1	W8	H_DINV#1
H_DINV#_2	U3	H_DINV#2
H_DINV#_3	AB10	H_DINV#3

H_DSTBN#_0	K4	H_DSTBN#0
H_DSTBN#_1	T7	H_DSTBN#1
H_DSTBN#_2	Y5	H_DSTBN#2
H_DSTBN#_3	AC4	H_DSTBN#3

H_DSTBP#_0	K3	H_DSTBP#0
H_DSTBP#_1	T6	H_DSTBP#1
H_DSTBP#_2	AA5	H_DSTBP#2
H_DSTBP#_3	AC5	H_DSTBP#3


H_HIT#	D3	H_HIT#
H_HITM#	D4	H_HITM#
H_LOCK#	B3	H_LOCK#

H_REQ#_0	D8	H_REQ#0
H_REQ#_1	G8	H_REQ#1
H_REQ#_2	B8	H_REQ#2
H_REQ#_3	E8	H_REQ#3
H_REQ#_4	A8	H_REQ#4

H_RS#_0	B4	H_RS#0
H_RS#_1	E6	H_RS#1
H_RS#_2	D6	H_RS#2


H_SLPCPU#	E3	H_SLPCPU#
H_TRDY#	E7	H_TRDY#












H_CPUSLP# 4.15
H_TRDY# 4



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (1 of 5)	
Size	Document Number	Rev	MP
Date: Thursday, March 30, 2006		Sheet 6 of 57	







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Tainan, R.O.C.

Title: GMCH (4 of 5)
Size: Document Number
Date: Friday, March 24, 2006
Sheet: 9 of 57




Rev: MP
MYALL2




PARALLEL TERMINATION






Decoupling Capacitor






LED




LCD/INVERTER CONN



LED BD CONN





CRT I/F & CONNECTOR




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



DDC_CLK & DATA level shift




TV CONN





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.





Title	CRT/TV Connector		
Size	Document Number	Rev	MP
Date: Thursday, March 30, 2006	MYALL2	Sheet 14 of 57	




Placement Note:
Distance between the ICH-7 M and cap on the "P" signal
should be identical distance between the ICH-7 M and cap
on the "N" signal for same pair.











CD-ROM Connector





For HDD & SATA both



Put near SATA2 Connector

HDD Connector

SATA Connector






? 0 Ohms close to SATA2 Connector


Dummy when use IDE

SATA PN : 20.F0794.066
PATA PN : 20.E0021.222



ME : 20.F0777.022



BLUETOOTH MODULE




EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request




MDC 1.5 CONNECTOR



CHANGE TO AZ



Mini Card Connector




1394 Connector



XD
MS / MS PRO
SD / SD IO / MMC

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
MINI CARD / 1394 / CARD READER		
Size	Document Number	Rev
MYALL2		MF
Date:	Friday, March 31, 2006	Sheet 26 of 57

PCMCIA Socket




Cardbus I/F


CBB D[15..0] <<> CBB_D[15..0] 24,25
CBB A[25..0] <<> CBB_A[25..0] 24,25


CBB_IORD# 24
CBB_IOWR# 24
CBB_OE# 24
CBB_WE# 25
CBB_REG# 24
CBB_RDY 25
CBB_WP 25
CBB_RESET# 25
CBB_WAIT# 25
CBB_INPACK# 25

CBB_CE1# 24
CBB_CE2# 24
CBB_BVD1# 25
CBB_BVD2# 25
CBB_CD1# 25
CBB_CD2# 25
CBB_VS1# 25
CBB_VS2# 25




Power switch







AUDIO OP AMPLIFIER




LINE IN




LINE OUT






Internal Speaker




MIC IN











VISHAY FIR/CIR Module



Layout Guide:
 (1) FIR_3D3V : 30 mils,
 (2) C583, C581 close
 to U32 Place C581
 ,C583 near Pin1
 and Pin6



Internet Button




Mail Button



Power Button



2nd source: 20.K0185.012

Program Button




E-Button

POWER LED FOR BUTTON SIDE




MAIL LED FOR BUTTON SIDE

Cover Up Switch




TOUCH PAD



2nd source: 62.40009.341

KROW[8..1] >>> KROW[8..1] 31
KCOL[18..1] >>> KCOL[18..1] 31





Internal KeyBoard CONN



CHECK KB SPEC. AND PIN DEFINE

EMI Bypass cap.






緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


Buttons / KB / TOUCHPAD

MYALL2



Thursdays, March 30, 2006




Run Power




Aux Power




CPU_CORE
Intersil ISL6262




Max8744 3D3V/5V




ISL6269_VGA_Core 1D0V




0D9V_S3



Charger_ISL6255



Adapter



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Place close to phase 1 choke

Place close to phase 1 choke

When test without cpu, change to 0 ohms

If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
==> Remove R44/R45/R46/R47.

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU Vcore Power 1	
Size	Document Number
MYALL2	
Date: Thursday, March 30, 2006	Sheet 37 of 57
Rev	MP



$$V_{out} = 1V \cdot (R1 + R2) / R2$$

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

- Vout=3.3V
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
 2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
 3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

Title: 3D3V S5 & 5V S5




Size: Document Number

Date: Thursday, March 30, 2006

MYALL2

MP


Sheet 39 of 57




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
1D05V / 1D5V/2D5V			
Size	Document Number		Rev
	MYALL2		MP
Date:	Thursday, March 30, 2006		Sheet 40 of 57

Roc close high side MOS Drain pin




0D9V
Iomax=1A










Adaptor in to generate DCBATOUT




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin
Taipei Hsien 221, Taiwan, R.O.C.





Title					AD/BATT CONN				
Size		Document Number					Rev		
		MYALL2					MP		
Date:		Thursday, March 30, 2006			Sheet 43 of		57		





<Variant Name> www.hsin-taiwan.com  緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
TPS51124 / NVDD/1D2V			
Size	Document Number		Rev
	MYALL2		MP
Date:	Thursday, March 30, 2006	Sheet 45 of	57







49,54 FBA_A[12..0] >>> FBA_A[12..0]

FBA_A12
FBA_A11
FBA_A10
FBA_A9
FBA_A8
FBA_A7
FBA_A6
FBA_A5
FBA_A4
FBA_A3
FBA_A2
FBA_A1
FBA_A0

49,54 FBA_A[12..0] >>> FBA_A[12..0]

FBA_A12
FBA_A11
FBA_A10
FBA_A9
FBA_A8
FBA_A7
FBA_A6
FBA_A5
FBA_A4
FBA_A3
FBA_A2
FBA_A1
FBA_A0

49,54 FBA_BA0 >>> FBA_BA0
49,54 FBA_BA1 >>> FBA_BA1

FBA_A12 R2
FBA_A11 P7
FBA_A10 M2
FBA_A9 A10/AP
FBA_A8 P3
FBA_A7 P8
FBA_A6 N7
FBA_A5 N3
FBA_A4 N8
FBA_A3 N2
FBA_A2 M7
FBA_A1 M3
FBA_A0 M8

U31
BA0
BA1
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

FBAD[63..0] >>> FBAD[63..0] 49,54

B9 FBAD55
B1 FBAD54
D9 FBAD53
D1 FBAD52
D3 FBAD51
D7 FBAD50
C2 FBAD49
C8 FBAD48
E9 FBAD39
F1 FBAD38
H9 FBAD37
H1 FBAD36
H3 FBAD35
H7 FBAD34
G2 FBAD33
G8 FBAD32

ID8V_S0

FBACLK1 1 475R2F-L1-GP 2 FBACLK1#

54 FBACLK1# >>> FBACLK1#

54 FBACLK1 >>> FBACLK1

49,54 FBA_CKE >>> FBA_CKE

49,54 FBA_CS0# >>> FBA_CS0#

49,54 FBA_WE# >>> FBA_WE#

49,54 FBA_RAS# >>> FBA_RAS#

49,54 FBA_CAS# >>> FBA_CAS#

54 FBADQM4 >>> FBADQM4

54 FBADQM6 >>> FBADQM6

49,54 ODT >>> ODT

54 FBADQSP4 >>> FBADQSP4

54 FBADQSN4 >>> FBADQSN4

54 FBADQSP6 >>> FBADQSP6

54 FBADQSN6 >>> FBADQSN6

FBAREF1 12

A2 NC#A2

E2 NC#E2

L1 NC#L1

R3 NC#R3

R7 NC#R7

R8 NC#R8

VSS1 VSS1

VSS2 VSS2

VSS3 VSS3

VSS4 VSS4

VSS5 VSS5

VSS6 VSS6

VSS7 VSS7

VSS8 VSS8

VSS9 VSS9

VSS10 VSS10

VSS11 VSS11

VSS12 VSS12

VSS13 VSS13

VSS14 VSS14

VSS15 VSS15

VSS16 VSS16

VSS17 VSS17

VSS18 VSS18

VSS19 VSS19

VSS20 VSS20

VSS21 VSS21

VSS22 VSS22

VSS23 VSS23

VSS24 VSS24

VSS25 VSS25

VSS26 VSS26

VSS27 VSS27

VSS28 VSS28

VSS29 VSS29

VSS30 VSS30

VSS31 VSS31

VSS32 VSS32

VSS33 VSS33

VSS34 VSS34

VSS35 VSS35

VSS36 VSS36

VSS37 VSS37

VSS38 VSS38

VSS39 VSS39

VSS40 VSS40

VSS41 VSS41

VSS42 VSS42

VSS43 VSS43

VSS44 VSS44

VSS45 VSS45

VSS46 VSS46

VSS47 VSS47

VSS48 VSS48

VSS49 VSS49

VSS50 VSS50

VSS51 VSS51

VSS52 VSS52

VSS53 VSS53

VSS54 VSS54

VSS55 VSS55

VSS56 VSS56

VSS57 VSS57

VSS58 VSS58

VSS59 VSS59

VSS60 VSS60

VSS61 VSS61

VSS62 VSS62

VSS63 VSS63

VSS64 VSS64

VSS65 VSS65

VSS66 VSS66

VSS67 VSS67

VSS68 VSS68

VSS69 VSS69

VSS70 VSS70

VSS71 VSS71

VSS72 VSS72

VSS73 VSS73

VSS74 VSS74

VSS75 VSS75

VSS76 VSS76

VSS77 VSS77

VSS78 VSS78

VSS79 VSS79

VSS80 VSS80

VSS81 VSS81

VSS82 VSS82

VSS83 VSS83

VSS84 VSS84

VSS85 VSS85

VSS86 VSS86

VSS87 VSS87

VSS88 VSS88

VSS89 VSS89

VSS90 VSS90

VSS91 VSS91

VSS92 VSS92

VSS93 VSS93

VSS94 VSS94

VSS95 VSS95

VSS96 VSS96

VSS97 VSS97

VSS98 VSS98

VSS99 VSS99

VSS100 VSS100

VSS101 VSS101

VSS102 VSS102

VSS103 VSS103

VSS104 VSS104

VSS105 VSS105

VSS106 VSS106

VSS107 VSS107

VSS108 VSS108

VSS109 VSS109

VSS110 VSS110

VSS111 VSS111

VSS112 VSS112

VSS113 VSS113

VSS114 VSS114

VSS115 VSS115

VSS116 VSS116

VSS117 VSS117

VSS118 VSS118

VSS119 VSS119

VSS120 VSS120

VSS121 VSS121

VSS122 VSS122

VSS123 VSS123

VSS124 VSS124

VSS125 VSS125

VSS126 VSS126

VSS127 VSS127

VSS128 VSS128

VSS129 VSS129

VSS130 VSS130

VSS131 VSS131

VSS132 VSS132

VSS133 VSS133

VSS134 VSS134

VSS135 VSS135

VSS136 VSS136

VSS137 VSS137

VSS138 VSS138

VSS139 VSS139

VSS140 VSS140

VSS141 VSS141

VSS142 VSS142

VSS143 VSS143

VSS144 VSS144

VSS145 VSS145

VSS146 VSS146

VSS147 VSS147

VSS148 VSS148

VSS149 VSS149

VSS150 VSS150

VSS151 VSS151

VSS152 VSS152

VSS153 VSS153

VSS154 VSS154

VSS155 VSS155

VSS156 VSS156

VSS157 VSS157

VSS158 VSS158

VSS159 VSS159

VSS160 VSS160

VSS161 VSS161

VSS162 VSS162

VSS163 VSS163

VSS164 VSS164

VSS165 VSS165

VSS166 VSS166

VSS167 VSS167

VSS168 VSS168

VSS169 VSS169

VSS170 VSS170

VSS171 VSS171

VSS172 VSS172

VSS173 VSS173

VSS174 VSS174

VSS175 VSS175

VSS176 VSS176

VSS177 VSS177

VSS178 VSS178

VSS179 VSS179

VSS180 VSS180

VSS181 VSS181

VSS182 VSS182

VSS183 VSS183

VSS184 VSS184

VSS185 VSS185

VSS186 VSS186

VSS187 VSS187

VSS188 VSS188

VSS189 VSS189

VSS190 VSS190

VSS191 VSS191

VSS192 VSS192

VSS193 VSS193

VSS194 VSS194

VSS195 VSS195

VSS196 VSS196

VSS197 VSS197

VSS198 VSS198

VSS199 VSS199

VSS200 VSS200

VSS201 VSS201

VSS202 VSS202

VSS203 VSS203

VSS204 VSS204

VSS205 VSS205

VSS206 VSS206

VSS207 VSS207

VSS208 VSS208

VSS209 VSS209

VSS210 VSS210

VSS211 VSS211

VSS212 VSS212

VSS213 VSS213

VSS214 VSS214

VSS215 VSS215

VSS216 VSS216

VSS217 VSS217

VSS218 VSS218

VSS219 VSS219

VSS220 VSS220

VSS221 VSS221

VSS222 VSS222

VSS223 VSS223

VSS224 VSS224

VSS225 VSS225

VSS226 VSS226

VSS227 VSS227

VSS228 VSS228

VSS229 VSS229

VSS230 VSS230

VSS231 VSS231

VSS232 VSS232

VSS233 VSS233

VSS234 VSS234

VSS235 VSS235

VSS236 VSS236



VSS237 VSS237

VSS238 VSS238

VSS239 VSS239


VSS240 VSS240

VSS



STRAPS, Mechanical Parts

Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0




51	MIOA_D0	<<	MIOA_D0
51	MIOA_D1	<<	MIOA_D1
51	MIOA_D6	<<	MIOA_D6
51	MIOA_D8	<<	MIOA_D8
51	MIOA_D9	<<	MIOA_D9
51	MIOB_D0	<<	MIOB_D0
51	MIOB_D1	<<	MIOB_D1
51	MIOB_D3	<<	MIOB_D3
51	MIOB_D4	<<	MIOB_D4
51	MIOB_D5	<<	MIOB_D5
51	MIOB_D7	<<	MIOB_D7
51	MIOB_D8	<<	MIOB_D8
51	MIOB_D9	<<	MIOB_D9
51	MIOB_D11	<<	MIOB_D11

MIOB_D4	R84	G72	2KR2-GP
MIOB_D5	R79	G72	2KR2-GP
MIOB_D3	R83	G72	2KR2-GP
MIOB_D11	R76	D7	2KR2-GP
MIOA_D0	R614	DY	2KR2-GP
MIOA_D6	R75	G72	2KR2-GP
MIOA_D8	R69	D7	2KR2-GP
MIOA_D9	R65	DY	2KR2-GP
MIOB_D7	R77	DY	2KR2-GP

Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS
MIOB_D0: RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU 0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU 0011 16MX16
MIOB_D1: RAM_CFG_1	1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU
MIOB_D8: RAM_CFG_2	
MIOB_D9: RAM_CFG_3	
MIOB_D2: CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN
MIOB_D6: CRYSTAL_1	
MIOA_D7: TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT
MIOA_D10: TV_MODE_1	
MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV
MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT
MIOB_D7: MOBILE_GPIO	0 GPIO_PULLDN 1 GPIO_FLOAT

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix



5					4					3					2					1					
D	1. 5V_S5_G913 chnge to 5V_AUX_S5 =====> 1229					55. Change TC7 / TC8 to C844 / C845 from 22U/6.3V to 10U/6.3V for headphone system resume have "BO" sound =====> 0208-PD					56. EMC change U1 and U7 materials from G528 / G546 to TPS2061 / TPS2062 =====> 0208-PD					57. Add R651 0 ohm for vendor test =====> 0208-PD					58. Add R652 0 ohm for camera voltage =====> 0209-PD				
	2. Bluetooth USB change to port 7 =====> 1229					59. Add R653 / Q37 / Q38 for quick discharge of 5V_S0 / 3D3V_S0 / 1D8V_S0 =====> 0209-PD					60. Change DIMM connector from 62.10017.741(DM1)/62.10017.751(DM2) to 62.10017.691(DM1)/62.10017.A71(DM2) =====> 0209-PD					61. Change G72 DACB net of DACA_VDD / DACA_VREF / DACA_RSET to DACB_VDD / DACB_VREF / DACB_RSET =====> 0209-PD					62. Delete R230 and C317 for non-delay RSMRST# =====> 0210-PD				
C	3. Add CPU frequency selection resistor =====> 1229					63. Stuff R285 for internal mic record issue =====> 0210-PD					64. Change C541 and C544 from 27pF to 22pF with 18pF =====> 0210-PD					65. Change HDD1/ODD1/TVOUT1/TVIN1/LOUT1 symbol =====> 0210-PD					66. Delete R330 for BAT_IN# double pull hi issue =====> 0213-PD				
	4. Change LVDS connector =====> 1229					67. EMI add EC79 ~ EC87 for 1D8V_S3 and EC88 ~ EC90 for DDR_VREF_S0 =====> 0213-PD					68. Add U84/C846/R654/R655/R656/L47 for camera function =====> 0213-PD					69. EMI add spring GND1 ~ GND3 =====> 0213-PD					70. Change TVOUT1 symbol for don't display TV issue =====> 0214-PD				
B	5. Change C435 from 1uF to 0.47uF and for pop noise =====> 1230					71. Power change C805 and C806 from 51120_GND to GND =====> 0220-PD					72. Change DC1material from 22.10037.C51(yellow power jack) to 22.10037.C61(blue power jack) =====> 0223-PD					73. Power change C466 from 0.1uF to 0.01uF for U19 burned issue =====> 0303-PD					74. Power change material U47 / U48 / U53 / U54 from 84.07807.F37 to 84.06690.F37				
	6. Change T7 and T8 from 68uF to 22uF for pop noise =====> 1230					U49 / U50 / U51 / U52 from 84.07805.A37 to 84.06676.A37 for burned issue =====> 0306-PD					75. Power change R523 / C738 from 3.57K / 5600pF to 4.42K / 47pF =====> 0306-MP					76. Charger change R19 from 15.8K to 130K =====> 0307-MP					77. Charger change R22 from 100K to 499K and add R657 124K / Q39 2N7002 for 6 cell 3.2A with 8 cell 3.8A issue =====> 0309-MP				
A	7. Add 579 ~ R584 / Q35 and Q36 for pop noise =====> 1230					78. Acer suggestion change JK1 AV-IN connector from 62.10059.011 to 20.90045.001 and delete R292 / R293 =====> 0315-MP					79. Change CRT1 / Q35 / Q36 footprint for SMT issue =====> 0317-MP					80. Change LED5 driver voltage from 5V_S0 to 3D3V_S0 for light leak issue =====> 0317-MP					81. Delete dual layout of dummy of of L47 / L28 / L33 / L39 / L15 / L18 =====> 0317-MP				
	8. Power change 1D05V_S0 and 1D5V_S0 power source =====> 0102					82. Short 0 ohm with pad =====> 0320-MP					S : R89 / R418 / R225 / R537 / R316 / R5 / R52 / R51 / R333 / R345 / R335 / R651 / R558 / R559 / R532 / R285 / R649 / R650					/ R49 / R448 / R204 / R437 / R96 / R562 / R410 / R211 / R208 / R177 / R406 / R194 / R237 / R226 / R245 / R243 / R322 / R326					/ R327 / R425 / R444 / R495 / R496 / R560 / R616				
5	9. Power change 5D_PWR and 3D3V_PWR power source =====> 0107					P : R515 / R516 / R491 / R492 / R494 / R482 / R485 / R486 / R487 / R517 / R506 / R508 / R510 / R511 / R591 / R589 / R592					/ R593 / R596 / R598 / R603 / R600 / R246 / R247 / R623 / R626 / R624 / R42					83. Power change materials for high frequency noise issue =====> 0324-MP					A. add TC45 ~ TC50				
	10. R427 DY for PCIE bus clock =====> 0107					B. dummy C691 / C692 / C689 /C685 / C686 / C688					C. delete C797 / C798 / C808 / C809					84. Power change material TC23 from 79.3371T.30L to 80.22716.L08 and L42 / L43 from 68.4R750.10Z to 68.4R71A.10P =====> 0324-MP					85. Change C29 material from 78.10491.4FL to 78.10520.5FL for hot plug don't boot up issue =====> 0328-MP				
4	11. Delete Q14 / R543 / R254 for boot up =====> 0107					86. Change BOM level that add 1394 / TVIN / TVOUT / IR function =====> 0331-MP					87. ME change 1394 connector material from 62.10027.121 to 62.10027.561 for RoSH issue =====> 0331-MP														
	12. Power change R505 from 3.01K to 3.24K =====> 0107																								
3	13. Power change R142 from 2.21K to 8.2K =====> 0107																								
	14. Power change R122 from 56.2K to 73.2K =====> 0107																								
2	15. Change R68 from 37ohm to 40.2ohm and R61 from 37ohm to 30ohm =====> 0107																								
	16. Delete R401 for UMA boot up short =====> 0107																								
1	17. ME change TVOUT1 material from 22.10021.F41 to 22.10021.H61 =====> 0107																								
	18. R568 DY for CIR working =====> 0109																								
19. Swap CARD1 pin18 and pin19 =====> 0110																									
20. Power change C699 from 510P/50V to 470P/50V =====> 0111																									
21. Power change R397 and R399 from resister to gap-close =====> 0111																									
22. Remove R392 / R393 / C560 / R62 / R92 / R123 =====> 0111																									
23. Add R615 for G72 SS =====> 0111																									
24. Dummy G72 external thermal sensor U26 / R351 / R352 / C534 =====> 0111																									
25. Add G72 strapping MIOA_DO R614 with dummy =====> 0111																									
26. EMI add capacitor EC66 ~ EC69 for 1000P/16V and EC70 ~ EC78 for 0.1U/16V =====> 0111																									
27. Power change R480 from 6.2K to 8.2K =====> 0112																									
28. Delete R533 and R534 for cardreader detect =====> 0112																									
29. Delete R210 for 1D5V_S0 power rail =====> 0112																									
30. Power delete R407 0 ohm =====> 0112																									
31. Add TC34 ~ TC38 for U39_G72 =====> 0112																									
32. Remove R362 =====> 0112																									
33. Change R282 and R283 from 22 ohm to 2.2K for internal mic record function failure =====> 0112																									
34. Change R306 / R308 / R313 / R311 from 47 ohm to 0 ohm for Hsync and Vsync input =====> 0112																									
35. Change R379 / R380 / R377 / R378 / R382 / R383 from 47 ohm to 0 ohm for TV input =====> 0112																									
36. Change CIR pull hi voltage from 5V to 3D3V =====> 0113																									
37. Delete G2 pad =====> 0113																									
38. Add GIGA LAN reset trace =====> 0113																									
39. Power change 1D5V power source =====> 0117																									
40. Power change NVVDD power source =====> 0117																									
41. Power add 1D5V power switching =====> 0117																									
42. Change C774 and C776 from 12pF to 15pF =====> 0119																									
43. Change C640 and C648 from 20pF to 27pF =====> 0119																									
44. Change C722 and C737 from 4.7pF to 2.7pF =====> 0119																									
45. Change C42 and C44 from 22pF to 18pF =====> 0119																									
46. Power delete R633 and pull hi voltage =====> 0119																									
47. Power delete TC39, TC43 and change TC41, TC42 to 79.33719.20C =====> 0120																									
48. Add CRT detect circuit =====> 0119																									
49. Change R594 pull hi voltage from 3D3V_S0 to 3D3V_S5 for S3 wake up issue =====> 0123																									
50. Power change material L44 and L46 from 68.3R310.20A to 68.4R710.20D																									
L45 from 68.3R310.20A to 68.2R210.20B =====> 0123																									
51. Power change R480 from 8.2K to 12K =====> 0124																									
52. Power change capacitor material from 78.10699.42L to 78.10622.53L as C685 ~ C692 =====> 0125																									
53. Delete U57 / C671 /C675 / C656 / C663 / U8 / D12 / D13 / C306 / R218 / R219 for don't boot up with battery only =====> 0205																									
54. Change R59 from 100K to 8.2K and add R649 / R650 for don't boot up with battery only =====> 0205																									

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size		Document Number	
Date: Friday, March 31, 2006		Sheet 57 of 57	
HISTORY		Rev	
MYALL2		MP	