


PCB STACKUP

MAXIM CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 51



PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	LAN
LANE2	MiniCard WLAN

USB


Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	NC
6	NC
7	NC
8	NC
9	USB3(HS)
10	Finger Print
11	Blue Tooth
12	NC
13	Cardreader


Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

JV70-CP


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number	Rev	
JV70-CP		-1	
Date:	Thursday, October 08, 2009	Sheet 2 of 68	






For Graphics Disable , Pull-down to GND via 1-k ± 5% resistor



62.10040.611
2ND = 62.10055.321




If supports integrated graphics but without eDP, these pins can also be connected to GND directly.



SB 0814






VCC_CORE

-1 0929

PROCESSOR CORE POWER

65A

VCC_CORE



- AG35
- AG34
- AG33
- AG32
- AG31
- AG30
- AG29
- AG28
- AG27
- AG26
- AF35
- AF34
- AF33
- AF32
- AF31
- AF30
- AF29
- AF28
- AF27
- AF26
- AD35
- AD34
- AD33
- AD32
- AD31
- AD30
- AD29
- AD28
- AD27
- AD26
- AC35
- AC34
- AC33
- AC32
- AC31
- AC30
- AC29
- AC28
- AC27
- AC26
- AA35
- AA34
- AA33
- AA32
- AA31
- AA30
- AA29
- AA28
- AA27
- AA26
- Y35
- Y34
- Y33
- Y32
- Y31
- Y30
- Y29
- Y28
- Y27
- Y26
- V35
- V34
- V33
- V32
- V31
- V30
- V29
- V28
- V27
- V26
- U35
- U34
- U33
- U32
- U31
- U30
- U29
- U28
- U27
- U26
- R35
- R34
- R33
- R32
- R31
- R30
- R29
- R28
- R27
- R26
- P35
- P34
- P33
- P32
- P31
- P30
- P29
- P28
- P27
- P26

AUBURNDALE

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE

SENSE

- CPU1F
- 6 OF 9
- VTT0
- AH14
- AH12
- AH11
- AH10
- J14
- J13
- H14
- H12
- G14
- G13
- G12
- F14
- F13
- E12
- E11
- E12
- D14
- D12
- D11
- C14
- C13
- C12
- C11
- B14
- B12
- A14
- A13
- A12
- A11

- VTT0
- AF10
- AE10
- AB10
- Y10
- W10
- U10
- T10
- J12
- J11
- J16
- J15

- PSI#
- AK35
- AK33
- AK34
- AL35
- AL33
- AM33
- AM35
- AM34

VTT_SELECT

ISENSE


VCC_SENSE

VTT_SENSE



VSS_SENSE_VTT



AUBURNF.CLARKU1NF
62.10040.611
2ND = 62.10055.321




-1 0929



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V


PSI# > AN33 >>> PSI# 45
AK35 H_VID0 >>> H_VID[6..0] 45
AK33 H_VID1 >>> H_VID[6..0] 45
AK34 H_VID2 >>> H_VID[6..0] 45
AL35 H_VID3 >>> H_VID[6..0] 45
AL33 H_VID4 >>> H_VID[6..0] 45
AM33 H_VID5 >>> H_VID[6..0] 45
AM35 H_VID6 >>> H_VID[6..0] 45
AM34 >>> PM_DPRSPLVR 45
G15 H_VTTVID1 >>> H_VTTVID1 49
Clarksfield H_VTTVID1 = Low, VTT = 1.1V
Arrandale H_VTTVID1 = High, VTT = 1.05V







JV70-CP

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.	
Title	
CPU (4/7)	
Size	Document Number
Custom	JV70-CP
Date	Thursday, October 08, 2009
Sheet	7 of 68
Rev	-1





SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



SB 0814



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.







PCI-Express Configuration Select	
CFG0	1: Single PEG 0: Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 : Normal Operation 0 : Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



62.10040.611 BOM change to 62.10055.321
2ND = 62.10053.561
3RD = 62.10055.341



When unused all JTAG pins may be NC


ES2 PCH version

SPI_MOSI Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.
Disable iTPM: Left floating, no pull-down required




INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSusi_05,VccSusi_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



HDD

ODD



JV70-CP

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (1/9)

Size: A3


Document Number: JV70-CP

Rev: -1

Date: Thursday, October 08, 2009


Sheet: 11 of 68


MINICARD1






緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (2/9)			
Size A3	Document Number		Rev
	JV70-CP		-1
Date:	Thursday, October 08, 2009	Sheet 12 of	68









L=> DIS
H=> UMA

These pins are left as NC,
because the function is disable.




22,23,24 dGPU_SELECT# <<< dGPU_SELECT#



23 dGPU_PWM_SELECT# <<< dGPU_PWM_SELECT#



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI



40 PCLK_FWH
12 CLK_PCI_FB
39 CLK_PCI_KBC



- PCH1E
- H40 AD0
 - N34 AD1
 - C44 AD2
 - A38 AD3
 - C36 AD4
 - J34 AD5
 - A40 AD6
 - D45 AD7
 - E36 AD8
 - H48 AD9
 - E40 AD10
 - C40 AD11
 - M48 AD12
 - M45 AD13
 - F53 AD14
 - M40 AD15
 - M43 AD16
 - J36 AD17
 - K48 AD18
 - F40 AD19
 - C42 AD20
 - K46 AD21
 - M51 AD22
 - J52 AD23
 - K51 AD24
 - L34 AD25
 - F42 AD26
 - J40 AD27
 - G46 AD28
 - F44 AD29
 - M47 AD30
 - H36 AD31

- PCI
- J50 C/BE0#
 - G42 C/BE1#
 - H47 C/BE2#
 - G34 C/BE3#
 - G38 INT_PIRQA#
 - H51 INT_PIROB#
 - B37 INT_PIROC#
 - A44 INT_PIRQD#
 - F51 PCI_REQ0#
 - A46 PCI_REQ1#
 - E45 PCI_REQ2#
 - M53 PCI_REQ3#
 - F48 PCI_GNT0#
 - K45 PCI_GNT1#
 - F36 PCI_GNT2#
 - H53 PCI_GNT3#
 - B41 INT_PIRQE#
 - K53 INT_PIROF#
 - A36 INT_PIRQG#
 - A48 INT_PIRQH#
 - K6 PCIIRST#
 - F44 SERR#
 - E50 PCI_PERR#
 - A42 PCI_IRDY#
 - H44 PCI_DEVSEL#
 - F46 PCI_FRAME#
 - C46 PCI_FRAME#
 - D49 PCI_PLOCK#
 - D41 PCI_STOP#
 - C48 PCI_TRDY#
 - M7 ICH_PME#
 - D5 PCI_PLTRST#
 - N52 CLK_PCI_SIO_R
 - P53 CLK_PCI_FB_R
 - P46 CLK_PCI_KBC_R
 - P51 CLK_PCI_3
 - P48 CLK_PCI_4

- NVRAM
- NV_CE#0 AY9
 - NV_CE#1 BD1
 - NV_CE#2 AP15
 - NV_CE#3 BD8
 - NV_DQ#0 AV9
 - NV_DQ#1 BG8
 - NV_DQ#2 NV_I00
 - NV_DQ#3 NV_I01
 - NV_DQ#4 NV_I02
 - NV_DQ#5 NV_I03
 - NV_DQ#6 NV_I04
 - NV_DQ#7 NV_I05
 - NV_DQ#8 NV_I06
 - NV_DQ#9 NV_I07
 - NV_DQ#10 NV_I08
 - NV_DQ#11 NV_I09
 - NV_DQ#12 NV_I10
 - NV_DQ#13 NV_I11
 - NV_DQ#14 NV_I12
 - NV_DQ#15 NV_I13
 - NV_DQ#16 NV_I14
 - NV_DQ#17 NV_I15
 - NV_ALE BD3
 - NV_CLE AY6
 - NV_RCOMP AU2
 - NV_RB# AV7
 - NV_WR#0_RE# AY8
 - NV_WR#1_RE# AY5
 - NV_WE#_CK0 AV11
 - NV_WE#_CK1 BE5

If not implemented, the dual channel NAND
interface signals, including NV_RCOMP, can
be left as No Connect.




- USB
- USBP#0 H18
 - USBP#1 J18
 - USBP#2 A18
 - USBP#3 C18
 - USBP#4 M20
 - USBP#5 F20
 - USBP#6 J20
 - USBP#7 L20
 - USBP#8 F20
 - USBP#9 G20
 - USBP#10 A20
 - USBP#11 C20
 - USBP#12 M22
 - USBP#13 N22
 - USBP#14 B21
 - USBP#15 D21
 - USBP#16 J22
 - USBP#17 E22
 - USBP#18 F22
 - USBP#19 A22
 - USBP#20 C22
 - USBP#21 G24
 - USBP#22 H24
 - USBP#23 L24
 - USBP#24 M24
 - USBP#25 A24
 - USBP#26 C24
 - USBP#27 B25
 - USBP#28 D25
 - USBP#29 J16
 - USBP#30 C16
 - USBP#31 E16
 - USBP#32 F16
 - USBP#33 G16
 - USBP#34 F12
 - USBP#35 T15
 - USBP#36 USB_OC#0
 - USBP#37 USB_OC#1
 - USBP#38 USB_OC#2
 - USBP#39 USB_OC#3
 - USBP#40 USB_OC#4
 - USBP#41 USB_OC#5
 - USBP#42 USB_OC#6
 - USBP#43 USB_OC#7

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.

Danbury Technology:
Disabled when Low.
Enable when High.


USB




Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	NC
6	NC
7	NC
8	NC
9	USB3(HS)
10	Finger Print
11	Blue Tooth
12	NC
13	Cardreader





A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default




JV70-CP








SB 0814




REVERSE TYPE



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



Layout Note:
Place these Caps near
SO-DIMMA.



JV70-CP

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDRIII Socket DM1			
Size	Document Number		Rev
Custom	JV70-CP		-1
Date:	Thursday, October 08, 2009	Sheet 20 of	68

H =9.2mm 2ND = 62.10017.N61
3RD = 62.10017.Q41 4TH = 62.10017.N11
















62.10017.F91 BOM change to 62.10017.R81



REVERSE TYPE

BOM change to 62.10017.F81

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34



LVDS

FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

CRT





$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	PX SWITCH		
Size	Document Number	Rev	-1
Custom			
Date:	Thursday, October 08, 2009	Sheet	22 of 68

LCD/INVERTER/CCD CONN




JV70-CP

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


LCD CONN			
Size	Document Number	Rev	
		-1	
Date:	Thursday, October 08, 2009	Sheet	23 of 68

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR



L=> DIS
H=> UMA

15,22,23 dGPU_SELECT#


For DIS CRT

59,62 ATI_CRT_VSYNC


For UMA CRT

14 PCH_VSYNC


Hsync & Vsync level shift



SC 0901




DDC_CLK & DATA level shift



L=>B0 -DIS
H=>B1 -UMA


15,22,23 dGPU_SELECT#
16,22 dGPU_EDID



JV70-CP

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CRT CONN	
Size	Document Number	JV70-CP	
Date	Thursday, October 08, 2009	Sheet	24 of 68


SATA Connector



JV70-CP

Title		
HDD CONN		
Size	Document Number	Rev
	JV70-CP	-1
Date:	Thursday, October 08, 2009	Sheet 26 of 68


ODD Connector



JV70-CP

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ODD			
Size	Document Number		Rev
	JV70-CP		-1
Date: Thursday, October 08, 2009		Sheet 27 of 68	

BLUETOOTH MODULE



JV70-CP

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number









JV70-CP


Rev

-1

Date: Thursday, October 08, 2009

Sheet 28 of 68










LAN Connector

LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


GIGA Lan Transformer






JV70-CP


LINE IN





EMI




Internal Speaker




LINE OUT



MIC IN



Internal Mic




JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
AUDIO Jack		
Size	Document Number	Rev
	JV70-CP	-1
Date: Thursday, October 08, 2009	Sheet 34 of 68	

MDC 1.5 CONN




JV70-CP

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
	JV70-CP
Date: Thursday, October 08, 2009	Sheet 35 of 68
Rev	-1


Mini Card Connector(WLAN)

Support debug-card

Mini Card Connector





Place near MINI1






JV70-CP

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINI CARD			
Size A3	Document Number JV70-CP	Rev -1	
Date:	Thursday, October 08, 2009	Sheet	37 of 68







C124 & C401 CLOSE TO G787



T8=90


$$\text{THERM_SET} = [(T_{\text{set}} - 72) \times 0.02 + 0.34] \times \text{VCC}$$

JV70-CP





JV70-CP

TOUCH PAD







Finger printer



JV70-CP


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD and FP			
Size	Document Number		Rev
	JV70-CP		-1
Date:	Thursday, October 08, 2009	Sheet 41 of 68	

LED




Aux Power

3D3V_AUX_S5




Run Power




JV70-CP


ISL62883 VCC_CORE




TPS51123 5V/3D3V




G2997 0D75V_S0




RT9025 1D8V




Charger BQ24745



TPS51117 1D05V



Adapter



JV70-CP

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number


Rev

JV70-CP

-1


Date: Thursday, October 08, 2009

Sheet 44 of 68






Title			
ISL62883 CPU CORE (1/2)			
Size	Document Number	Rev	
	JV70-CP	-1	
Date:	Thursday, October 08, 2009	Sheet 45 of	68

TPS51117 for 1D05V



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51117 for VCCP




JV70-CP

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


TPS51117 +VCCP
 Document Number
JV70-CP
 Date: Thursday, October 08, 2009 Sheet 49 of 68

Rev -1

RT9025 for 1D8V_S0




G2997 for 0D75V_S3



JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT9025 1D8V/G2997 0D75	
Size	Document Number		Rev
JV70-CP			-1
Date: Thursday, October 08, 2009	Sheet	50	of 68



Madison-Pro	I/O	Inter Pull Low	GPIO TABLE	
PWRCNTL_0	0	YES	GPU VOLTAGE	L: 1.0V
			GPU VOLTAGE	H: 0.9V

Park-XT	I/O	Inter Pull Low	GPIO TABLE	
PWRCNTL_0	0	YES	GPU VOLTAGE	L: 1.05V
			GPU VOLTAGE	H: 0.9V


JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **TPS51117 VGA CORE**




Size A3 Document Number **JV70-CP** Rev

Date: Thursday, October 08, 2009 Sheet 53 of 68




BATTERY CONNECTOR






TOP



SB 0819


TOP




-1 0930

H1~H10 ALL IN TOP SIDE


CPU






PCH




VGA



MDC




TOP




SB 0820


BOT



BOT




BOT



SB 0820

BOT




SB 0820

JV70-CP

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
EMI/Spring/Boss		
Size	Document Number	Rev
	JV70-CP	-1
Date: Tuesday, October 13, 2009		
Sheet	55	of 68


Check test point




Test Point放在Dimm Door打開可量測處

JV70-CP

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
AFTE TP					
Size	Document Number				Rev
JV70-CP				-1	
Date:	Thursday, October 08, 2009		Sheet	56	of 68

[illegible]



JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Madison PCIE

Size A3 Document Number


JV70-CP


Rev

-1





Date: Friday, October 09, 2009

Sheet 58 of 68





DDR3



62,65 DQMA#[0..7] <<>

62,65 RDQSA#[0..7] <<>

62,65 WDQSA#[0..7] <<>


62,65 MAA[0..12] <<>

62,65 MDA[0..63] <<>





SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U


DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U






DDR3



SB 0812




SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U



JV70-CP

Title		
VRAM(3/4)		
Size	Document Number	Rev
A3	JV70-CP	-1
Date:	Thursday, October 08, 2009	Sheet 66 of 68

DDR3



JV70-CP

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VRAM(4/4)		
Size A3	Document Number	Rev -1
Date: Thursday, October 08, 2009 Sheet 67 of 68		

	5	4	3	2	1
D					
C					
B					
A					

JV70-CP

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Modify History			
Size	Document Number		Rev
	JV70-CP		-1
Date:	Thursday, October 08, 2009		Sheet 68 of 68