






SB_20080826



2008/07/23

State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P7	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V



SKT-CPU638P-GP-U2
62.10055.111 2ND = 62.10055.251

SKT - BGA638H176

SB



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
CPU_HT_LINK I/F_(1/4)				
Size	Document Number			Rev
A3	F7-GT			SB
Date: Friday, August 29, 2008		Sheet 3	of 47	





IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



20080721







SKT-CPU638P-GP-U2
62.10055.111

2ND = 62.10055.251

LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80


The Processor has
reached a preset
maximum operating
temperature. 100°C
I=Active HTC
O=FAN






SB



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_Power (4/4)	
Size A3	Document Number F7-GT
Date: Wednesday, August 20, 2008	Sheet 6 of 47
Rev SB	



NORMAL TYPE



DDR_VREF




HI 9.2mm
62.10017.E21
2ND = 62.10017.A51

4.9 MEM_MB_ADD0 102 A0
4.9 MEM_MB_ADD1 101 A1
4.9 MEM_MB_ADD2 100 A2
4.9 MEM_MB_ADD3 99 A3
4.9 MEM_MB_ADD4 98 A4
4.9 MEM_MB_ADD5 97 A5
4.9 MEM_MB_ADD6 96 A6
4.9 MEM_MB_ADD7 95 A7
4.9 MEM_MB_ADD8 94 A8
4.9 MEM_MB_ADD9 93 A9
4.9 MEM_MB_ADD10 105 A10/AP
4.9 MEM_MB_ADD11 90 A11
4.9 MEM_MB_ADD12 89 A12
4.9 MEM_MB_ADD13 116 A13
4.9 MEM_MB_ADD14 86 A14
4.9 MEM_MB_ADD15 84 A15
4.9 MEM_MB_BANK2 107 BA0
4.9 MEM_MB_BANK0 106 BA1
4.9 MEM_MB_BANK1 106 BA1

4 MEM_MB_DATA0 5 DQ0
4 MEM_MB_DATA1 7 DQ1
4 MEM_MB_DATA2 17 DQ2
4 MEM_MB_DATA3 19 DQ3
4 MEM_MB_DATA4 4 DQ4
4 MEM_MB_DATA5 6 DQ5
4 MEM_MB_DATA6 14 DQ6
4 MEM_MB_DATA7 16 DQ7
4 MEM_MB_DATA8 23 DQ8
4 MEM_MB_DATA9 35 DQ9
4 MEM_MB_DATA10 37 DQ10
4 MEM_MB_DATA11 20 DQ11
4 MEM_MB_DATA12 22 DQ12
4 MEM_MB_DATA13 36 DQ13
4 MEM_MB_DATA14 38 DQ14
4 MEM_MB_DATA15 43 DQ15
4 MEM_MB_DATA16 45 DQ16
4 MEM_MB_DATA17 55 DQ17
4 MEM_MB_DATA18 57 DQ18
4 MEM_MB_DATA19 44 DQ19
4 MEM_MB_DATA20 46 DQ20
4 MEM_MB_DATA21 56 DQ21
4 MEM_MB_DATA22 58 DQ22
4 MEM_MB_DATA23 61 DQ23
4 MEM_MB_DATA24 63 DQ24
4 MEM_MB_DATA25 63 DQ25
4 MEM_MB_DATA26 75 DQ26
4 MEM_MB_DATA27 76 DQ27
4 MEM_MB_DATA28 62 DQ28
4 MEM_MB_DATA29 64 DQ29
4 MEM_MB_DATA30 76 DQ30
4 MEM_MB_DATA31 123 DQ31
4 MEM_MB_DATA32 125 DQ32
4 MEM_MB_DATA33 135 DQ33
4 MEM_MB_DATA34 137 DQ34
4 MEM_MB_DATA35 124 DQ35
4 MEM_MB_DATA36 126 DQ36
4 MEM_MB_DATA37 134 DQ37
4 MEM_MB_DATA38 136 DQ38
4 MEM_MB_DATA39 141 DQ39
4 MEM_MB_DATA40 143 DQ40
4 MEM_MB_DATA41 151 DQ41
4 MEM_MB_DATA42 153 DQ42
4 MEM_MB_DATA43 140 DQ43
4 MEM_MB_DATA44 142 DQ44
4 MEM_MB_DATA45 152 DQ45
4 MEM_MB_DATA46 154 DQ46
4 MEM_MB_DATA47 157 DQ47
4 MEM_MB_DATA48 159 DQ48
4 MEM_MB_DATA49 173 DQ49
4 MEM_MB_DATA50 175 DQ50
4 MEM_MB_DATA51 158 DQ51
4 MEM_MB_DATA52 160 DQ52
4 MEM_MB_DATA53 174 DQ53
4 MEM_MB_DATA54 176 DQ54
4 MEM_MB_DATA55 179 DQ55
4 MEM_MB_DATA56 181 DQ56
4 MEM_MB_DATA57 189 DQ57
4 MEM_MB_DATA58 191 DQ58
4 MEM_MB_DATA59 180 DQ59
4 MEM_MB_DATA60 182 DQ60
4 MEM_MB_DATA61 192 DQ61
4 MEM_MB_DATA62 194 DQ62
4 MEM_MB_DATA63 194 DQ63

4 MEM_MB_DQS0_N 110 DQS0#
4 MEM_MB_DQS1_N 29 DQS1#
4 MEM_MB_DQS2_N 49 DQS2#
4 MEM_MB_DQS3_N 68 DQS3#
4 MEM_MB_DQS4_N 129 DQS4#
4 MEM_MB_DQS5_N 146 DQS5#
4 MEM_MB_DQS6_N 167 DQS6#
4 MEM_MB_DQS7_N 186 DQS7#
4 MEM_MB_DQS0_P 13 DQS0
4 MEM_MB_DQS1_P 31 DQS1
4 MEM_MB_DQS2_P 51 DQS2
4 MEM_MB_DQS3_P 70 DQS3
4 MEM_MB_DQS4_P 131 DQS4
4 MEM_MB_DQS5_P 148 DQS5
4 MEM_MB_DQS6_P 169 DQS6
4 MEM_MB_DQS7_P 188 DQS7


4.9 MEM_MB_ODT0 114 OTD0
4.9 MEM_MB_ODT1 119 OTD1




Place C2.2uF and 0.1uF < 500mils from DDR connector

2ND = 62.10017.A41
LOW 5.2 mm

REVERSE TYPE




MEM_MB_RAS# 4.9
MEM_MB_WE# 4.9
MEM_MB_CAS# 4.9
MEM_MB_CS#0 4.9
MEM_MB_CS#1 4.9
MEM_MB_CKE0 4.9
MEM_MB_CKE1 4.9
MEM_MB_CLK0_P 4
MEM_MB_CLK0_N 4
MEM_MB_CLK1_P 4
MEM_MB_CLK1_N 4
MEM_MB_DM0 4
MEM_MB_DM1 4
MEM_MB_DM2 4
MEM_MB_DM3 4
MEM_MB_DM4 4
MEM_MB_DM5 4
MEM_MB_DM6 4
MEM_MB_DM7 4
SMBD0_SB 2.7,16
SMBD0_SB 2.7,16
3D3V_S0
C117 DY
C118 SCD1U10V2KX-4GP
Do Not Solder
R125 10KR21-3-GP
50
69
83
120
163
1D8V_S3
81
82
87
88
89
95
96
103
104
111
112
117
118
3
8
9
12
15
18
21
24
27
28
33
34
39
40
41
42
47
48
49
53
54
59
60
65
66
71
72
77
78
121
122
127
128
133
138
139
144
145
149
150
155
156
161
162
165
168
171
172
177
178
183
184
187
190
193
196
201
MH2 GP




PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor




Place these Caps near DM1



Place these Caps near DM2




Place these Caps near PARALLEL TERMINATION




SB

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size A3	Document Number	Rev SB
F7-GT		
Date: Friday, August 29, 2008	Sheet 9	of 47






```




*1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected,
    or use default values if not connected


```





SB

Title			
ATI-RS780M_LVDS&CRT_(2/4)			
Size	Document Number	Rev	
A3	F7-GT	SB	
Date:	Tuesday, September 02, 2008	Sheet	11 of 47








REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



PCI_CLK2 15
 PCI_CLK3 15
 CLK_PCI4 15
 CLK_PCI_LOM 15
 PCLK_FWH 15,32
 PCLK_KBC 15,30
 RTC_CLK 15,34
 AZ_RST# R 16
 SB_GPO17 16

DEBUG STRAPS

TP230 15
 TP229 15
 TP128 15
 TP240 15
 TP124 15
 TP239 15
 TP228 15
 TP238 15
 PCI_AD23 15
 PCI_AD24 15
 PCI_AD25 15
 PCI_AD26 15
 PCI_AD27 15
 PCI_AD28 15
 PCI_AD29 15
 PCI_AD30 15

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

SB

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

ATi-SB700 STRAPPING (5/5)

Size

Document Number

A3

F7-GT


Date: Friday, August 29, 2008

Sheet 19 of 47


Rev

SB


SATA HDD Connector




20080714 SATA ODD Connector








For HDD



For ODD









www.kythuathatvithinh.com

EEPROM






Place PLLVDD/AVDDL CKT as close to chip as possible




R66 change to Bead for Transmitter Distortion

LAN Connector




22.10245.R11
2ND = 22.10245.X61

GIGA Lan Transformer



68.89240.30A

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.










10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

SB

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		Rev
LAN Connector		
Size	Document Number	SB
A3	F7-GT	
Date:	Friday, August 29, 2008	Sheet 23 of 47





20080709 change to Port Replicator


DOCK






LAN SWITCH

20080724

CRT SWITCH



Function	CRT	TV
SYSTEM	H	H
DOCK	L	L





Function	LAN
SYSTEM	L
DOCK	H

NEWCARD Connector



Mini Card Connector

CHECK /POWER PIN



Reserve the symbol
for bottom side
connector



CHECK WITH COLUMBIA







緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: MINI CARD / NEW CARD	
Size: Document Number	Rev: SB
Date: Tuesday, September 02, 2008 Sheet 27 of 47	






pleases place near audio codec


pleases place near audio codec





LINE IN



Internal Speaker



MIC IN




LINE OUT


16M Bits



A15	(B1)
A14	(B2)
$\vdots$	$\vdots$
A2	(B14)
A1	(B15)




GOLDEN FINGER FOR DEBUG BOARD






SB


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PWR CTL LOGIC / PWR PLANE	
Size A3	Document Number F7-GT
Date: Friday, August 29, 2008	Sheet 35 of 47
Rev SB	

TI TPS51120
3D3V/5VTI TPS51116
1.8V / 0.9V


Charger_ISL6255





ISL6268_1D2V



ISL6268_VGA_CORE








SB_20080827


$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$

$$I_{ocp} = (V_{trip}/R_{ds(on)}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

TPS51124 1D1V 1D2V

Size A3

Document Number




Rev

Date: Monday, September 01, 2008

Sheet 38 of 47

F7-GT


SB




SB_20080827

SB_20080827


	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	Switcher OFF	not use	Swither ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VREG3 on




Aux Power 3D3V_AUX_S5




Adaptor in to generate DCBATOUT




BATTERY CONNECTOR




SB_20080827




20080725




34.41Q08.011




34.41Q08.011



34.41Q08.011



34.4P910.001




34.4G502.011




34.4G502.011




34.41Q08.011




DCBATOUT




3D3V_S5




CCD_PWR




3D3V_S0



DOCK_AD+



3D3V_LAN_S5




3D3V_CLK_VDD




5V_CRT_S0




AD+



1D8V_S3




DOCK_AD




SB_20080829


DCBATOUT



5V_S0



DCBATOUT



20080702

SB_20080828

SB


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title EMI/Spring/Boss			
Size	Document Number	Rev	SB
F7-GT			
Date: Friday, August 29, 2008	Sheet 45 of 47		

www.kythuatvitinh.com

SB

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Change List			
Size A	Document Number F7-GT		Rev SB
Date: Tuesday, August 19, 2008		Sheet 46	of 47


CCD Test Point




RTC1 CN Test Point



ODD1 Conn. Test Point




HDD Conn. Test Point




FAN1 Conn. Test Point




CARD1 Conn. Test Point



BT Conn. Test Point




USB Conn2. Test Point




USB Conn1. Test Point




KB Conn1. Test Point




TPAD1 Conn. Test Point




SWITCH Conn. Test Point




SPKR1 Conn. Test Point



DC1 Conn. Test Point



BAT1 Conn. Test Point



SB

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Change List			
Size A3	Document Number F7-GT		Rev SB
Date:	Friday, August 29, 2008	Sheet 47 of 47	