


Project code: 91.41601.001
PCB P/N : 48.41601.011
REVISION : -1 08204



TOP

VCC

S

S

GND


BOTTOM


Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN controller
GNT[3:0]#/GPIO[55, 53, 51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital Display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled


NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.






H_SWING routing Trace width and Spacing use 10 / 20 mil



H_SWING Resistors and Capacitors close MCH 500 mil (MAX)




H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Close to GMCH as 500 mils.


For Cantiga: 1.02K 1% ohm
Teenah: 1.3k ohm
CRT IREF routing Trace
width use 20 mil

FOR Discrete change R1 to 0 ohm
(66.R0936.ABL)

FOR Discrete, change to 0 ohm
(66.R0936.ABL)





CANTIGA-GM-GP-U-NF
71.CNTIG.00U




CANTIGA-GM-GP-U-NF
71.CNTIG.00U

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.





CANTIGA-GM-GP-U-NF
71.CNTIG.00U



VSS SCB
NCTF TEST P.M.
A3, C1, A49, B1, B48

VSS NCTF

NC

TP139 TPAD30

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (6 of 6)

Size

Document Number

Rev

-1

Date

Friday, May 30, 2008

Sheet


11

of


56

HOMA 3G

DDR2 SOCKET_1




DDR2 SOCKET_2



Put decap near power(0.9V) and pull-up resistor



***Put decap near power(0.9V)
and pull-up resistor***




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR 2 Termination Resistor			
Size	Document Number		Rev
	HOMA 3G		-1
Date:	Friday, May 30, 2008	Sheet 14 of	56

LCD/INVERTER/CCD CONN

2008/05/28 -1
close to LCD1connector for EMI solution




2008/03/27 SB

2nd = 20.F1084.040


08/5/29 -1

2008/04/01 SB




2008/04/02 SB

2008/03/10 SB




DY






Inverter Pin	
Pin	Symbol
1	V_{in}
2	V_{in}
3	PWM
4	BLON
5	GND
6	GND


CCD Pin	
Pin	Symbol
1	GND
2	GND
3	5V
4	USB-
5	USB+



Wireless ON/OFF
Check Wireless Button left or right




LED




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift




CRT I/F & CONNECTOR




DDC_CLK & DATA level shift

2008/03/05 SB for HOMA




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.








ODD Connector





SATA Connector



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
HDD CONN				
Size	Document Number			Rev
	HOMA 3G			-1
Date:	Friday, May 30, 2008	Sheet	25 of	56


BLUETOOTH MODULE



EC20 put near
 BLUE1 / all
 USB put one
 choke near
 connector by
 EMI request

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUETOOTH			
Size	Document Number		Rev
	HOMA 3G		-1
Date:	Friday, May 30, 2008	Sheet	26 of 56

MDC 1.5 CONN



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MDC

Size

Document Number


HOMA 3G

Rev


-1

Date: Friday, May 30, 2008



Sheet 27 of 56



Finger printer



FP Conn. Test Point keep on connector side



For EMI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer

Size

Document Number

HOMA 3G

Rev

-1

Date: Friday, May 30, 2008

Sheet 29 of 56

2008/04/03 SB

2008/04/01 SB

21 PCI_AD[31..0]

2008/03/27 SB

71.00711.B1G




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.




Sheet 31 of 56

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


LAN Connector

LAN Connector






Place them Near to Chip



Place them Near to Connector



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: NEW CARD	
Size: Document Number	Rev: -1
Date: Friday, May 30, 2008	
Sheet: 34	of 56

PCMCIA Socket

Cardbus I/F



CBB_D[15..0] <<>> CBB_D[15..0] 30
CBB_A[25..0] <<>> CBB_A[25..0] 30

CBB_IORD# 30
CBB_IOWR# 30
CBB_OE# 30
CBB_WE# 30
CBB_REG# 30
CBB_RDY 30
CBB_WP 30
CBB_RESET# 30
CBB_WAIT# 30
CBB_INPACK# 30



CBB_CE1# 30
CBB_CE2# 30

CBB_CD1# 31
CBB_CD2# 31
CBB_VS1# 31
CBB_VS2# 31
CBB_BVD1# 31



PCMCIA-T/R, Frame



Mini Card Connector(WLAN)




Mini Card Connector(Robson2 and 3G)



08/5/23 -1


FAN1 Conn. Test Point




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal/Fan Controller			
Size	Document Number	Rev	
HOMA 3G		-1	
Date: Friday, May 30, 2008	Sheet	37	of 56


AUDIO OP AMPLIFIER




LINE IN




Internal Microphone




MIC IN




LINE OUT




Internal Speaker



SPKR1 Conn. Test Point keep on connector side




INTMIC1 Conn. Test Point keep on connector side





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title		
AUDIO JACK		
Size	Document Number	Rev
	HOMA 3G	-1
Date: Friday, May 30, 2008	Sheet 40	of 56



Cover Up Switch




LAUNCH Conn. Test Point keep on conector side




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAUNCH		
Size	Document Number	Rev
	HOMA 3G	-1
Date:	Friday, May 30, 2008	Sheet 43 of 56



Function	CRT
SYSTEM	H
DOCK	L

CRT SWITCH




68.00230.021
68.00230.021
68.00230.021

PISC32570E-GP
73.53257.B0C
DOCK
2nd = 73.03257.A07

2008/04/01 SB

2008/03/13 SB

2008/04/11 SB



2008/04/01 SB


DOCK

2008/04/03 SB



20.F1257.001

DOCK

LAN switch




Function	SEL	
to An	L	DOCK
to Bn	H	SYSTEM




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EASY PORT4 (2/2)	
Size A4	Document Number HOMA 3G
Date: Friday, May 30, 2008	
Sheet 45	of 56
Rev -1	

NV SMBus
A(pin143&145) : VGA(CRT) / DOCK
B(pin218&220) : DVI
C(pin208&210) : HDMI / TPI / LVDS





Aux Power


3D3V_AUX_S5




Run Power




CPU_CORE
ISL6266A




TPS51124
1D8V/1D05V




TPS51125
5V/3D3V




GFX_CORE
ISL6263A




Adapter



RT9018A
1D5V_S0




RT9026 0D9V_S0




G9131 2D5V_S0







Charger BQ24750



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.










緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
TPS51124 1D8V 1D05V			
Size A3	Document Number		Rev
	HOMA 3G		-1
Date: Friday, May 30, 2008	Sheet 51	of	56

1D5V_S0
Iomax=2.5A




2D5V_S0
Iomax=0.3A






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.


Adaptor in to generate DCBATOUT




KB Conn. Test Point
keep on connector side



MAIN BATTERY CONNECTOR



BAT1 Conn. Test Point
keep on connector side



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD&BTY CONNECTER

Size

Document Number

Rev

HOMA 3G

-1

Date: Friday, May 30, 2008

Sheet 55 of 56

