


MODEL		REV	CHANGE LIST				Model	ZL8	MB		
							Page	FM	TO		
ZL9	1A	Preliminary Release					1	1A			
	2A	Page 4 : Add C573 4.7pf for Signal quanlity Page 6 : Add R460 0om for UMA. Page 11 : seprate SATALED# for IDE interrupt. Page 14 :add R45 0ohm for M52-T. Page 19 : enlarge H22,H23 to 6mm for VGA sink Nut. Page 24 : Add 459 10Kohm for keep the GPIO normal Low. Page 25 : Add R239 0ohm for Po Po sound. Page 27 : Add R458 , Q25 for SATALED#. Page 28 : PL14->0.6uH,PR122->680ohm,PR120->680ohm,PR118->470ohm,PC55->220P,PR38->160K for power efficiency. Page 30 : PR40->20K,PD11->CH551,PC39->.22U,PC46->2.2n,PL11->1.5UH,PR59->221K for power efficiency. Page 30 : PC176->1000P,PC182->1000P,PC179->1000P,PC180->100P,PC181->100P,PC177->1000P for EMI. Page 31 : PR142->0 , PR94->100K,PR95->0,PR93->100K for battery charger modify ,PC178->1000P for EMI. Page 32 : PR15->6.65K , PL6->1.0UH for power efficiency.					2	1A			
								3	1A		
									4	2A	
									5	1A	
									6	2A	
									7	1A	
									8	1A	
									9	1A	
									10	1A	
									11	2A	
									12	1A	
									13	1A	
									14	2A	
									15	1A	
									16	1A	
									17	1A	
									18	1A	
									19	2A	
									20	2A	
									21	1A	
	3A	Page 25 : R250->100Kohm, Q13->2N7002,Q23->2N7002,Add Q24 AO3403 for SPDIF on/off LED. Page 27 :Del R458 , Q25 for HDD LED can't light issue.					22	1A			
							23	1A			
							24	2A			
							25	2A	3A		
							26	1A			
							27	2A	3A		
							28	2A			
							29	1A			
							30	2A			
							31	2A			
							32	2A			


CPU CORE
SENTECH
SC451ITSTR
 Page:28



SYSTEM 3V/5V
MAXIM
MAX1999
 +3VPCU
 +3V_S5/+3VSUS
 +3V
 +5VPCU
 +5VSUS
 +5V
 +15V
 Page:29

+1.8VSUS
 +1.8V
 +0.9VSUS
 +0.9V ON
 NCP5214
 +1.5V SENTECH
 SC1470
 +1.5V_S5
 SI9183-AD
 +2.5V SENTECH
 SC1565
 +1.05V SENTECH
 SC4215
 Page:30
 +1.2V SENTECH
 SC4215
 +NVVDD SENTECH
 SC1470
 Page:32

BATTERY CHARGER
MAXIM
MAX8724
 Page:31













PLACE one 10U & one 0.01U for each VCCA pin


10U/6.3V/X5R(CC0805) *30



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


DOTHAN-A 400


DOTHAN-A 533





PROJECT : ZL9
Quanta Computer Inc.


Size	Document Number CLK GEN	Rev 3A
Date:	Monday, December 19, 2005	Sheet 4 of 32













Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9V





Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9V





PROJECT : ZL9
Quanta Computer Inc.

Size	Document Number	Rev
	DDR2 TERMINATION	3A
Date:	Monday, December 19, 2005	Sheet 9 of 32














PROJECT : ZL9
Quanta Computer Inc.

0.1u Capacitors place at
last 1/3 of trace


(4) GMCHEXP_TXP0..15
(6) GMCHEXP_TXN0..15
(6) GMCHEXP_RXP0..15
(6) GMCHEXP_RXN0..15



MEMORY CLOCK SPREAD SPECTRUM




SRS= 1 DOWN -2.5%
0 DOWN -1.8%
M DOWN -0.6%



Thermal Sensor for Graphic

SLAVE ADDRESS: 9A

15 MIL



{18} VMA_DQ[63..0]

VMA_DQ0 F16
VMA_DQ1 E20
VMA_DQ2 F16
VMA_DQ3 F19
VMA_DQ4 F19
VMA_DQ5 F17
VMA_DQ6 F15
VMA_DQ7 F18
VMA_DQ8 F14
VMA_DQ9 F13
VMA_DQ10 F14
VMA_DQ11 E13
VMA_DQ12 F10
VMA_DQ13 F10
VMA_DQ14 F11
VMA_DQ15 F11
VMA_DQ16 C20
VMA_DQ17 B19
VMA_DQ18 B20
VMA_DQ19 C19
VMA_DQ20 C16
VMA_DQ21 C17
VMA_DQ22 B16
VMA_DQ23 B17
VMA_DQ24 B12
VMA_DQ25 C15
VMA_DQ26 C11
VMA_DQ27 B15
VMA_DQ28 C14
VMA_DQ29 B11
VMA_DQ30 B14
VMA_DQ31 C12
VMA_DQ32 F5
VMA_DQ33 G5
VMA_DQ34 H6
VMA_DQ35 H5
VMA_DQ36 K6
VMA_DQ37 K5
VMA_DQ38 L6
VMA_DQ39 L5
VMA_DQ40 F2
VMA_DQ41 G2
VMA_DQ42 H2
VMA_DQ43 G3
VMA_DQ44 K2
VMA_DQ45 L2
VMA_DQ46 J3
VMA_DQ47 K3
VMA_DQ48 M5
VMA_DQ49 M6
VMA_DQ50 N6
VMA_DQ51 N5
VMA_DQ52 R6
VMA_DQ53 U5
VMA_DQ54 R5
VMA_DQ55 T5
VMA_DQ56 M2
VMA_DQ57 M3
VMA_DQ58 N2
VMA_DQ59 N3
VMA_DQ60 R2
VMA_DQ61 R3
VMA_DQ62 T2
VMA_DQ63 T3

U18C

Part 3 of 6

MAB_0
MAB_1
MAB_2
MAB_3
MAB_4
MAB_5
MAB_6
MAB_7
MAB_8
MAB_9
MAB_10
MAB_11
MAB_12
MAB_13
MAB_14

DQMBb_0
DQMBb_1
DQMBb_2
DQMBb_3
DQMBb_4
DQMBb_5
DQMBb_6
DQMBb_7

QSB_0
QSB_1
QSB_2
QSB_3
QSB_4
QSB_5
QSB_6
QSB_7

RASBb_0

CASBb_0

WEBb_0

CSBb_0

CSBb_1

CKEB

CLKB0

CLKB0b

CLKB1

CLKB1b

MVREFD

MVREFS

ROMCSb

NC_MEMVMODE_0

NC_MEMVMODE_1

MEMTEST

Y5

D3

D2

E2

T81

T2

T3

T4

T5

T6

T7

T8

T9

T10

T11

T12

T13

T14

T15

T16

T17

T18

T19

T20

T21

T22

T23

T24

T25

T26

T27

T28

T29

T30

T31

T32

T33

T34

T35

T36

T37

T38

T39

T40

T41

T42

T43

T44

T45

T46

T47

T48

T49

T50

T51

T52

T53

T54

T55

T56

T57

T58

T59

T60

T61

T62

T63

T64

T65

T66

T67

T68

T69

T70

T71

T72

T73

T74

T75

T76

T77

T78

T79

T80

T81

T82

T83

T84

T85

T86

T87

T88

T89

T90

T91

T92

T93

T94

T95

T96

T97

T98

T99

T100

T101

T102

T103

T104

T105

T106

T107

T108

T109

T110

T111

T112

T113

T114

T115

T116

T117

T118

T119

T120

T121

T122

T123

T124

T125

T126

T127

T128

T129

T130

T131

T132

T133

T134

T135

T136

T137

T138

T139

T140

T141

T142

T143

T144

T145

T146

T147

T148

T149

T150

T151

T152

T153

T154

T155

T156

T157

T158

T159

T160

T161

T162

T163

T164

T165

T166

T167

T168

T169

T170

T171

T172

T173

T174

T175

T176

T177

T178

T179

T180

T181

T182

T183

T184

T185

T186

T187

T188

T189

T190

T191

T192

T193

T194

T195

T196

T197

T198

T199

T200

T201

T202

T203

T204

T205

T206

T207

T208

T209

T210

T211

T212

T213

T214

T215

T216

T217

T218

T219

T220

T221

T222

T223

T224

T225

T226

T227

T228

T229

T230

T231

T232

T233

T234

T235

T236

T237

T238

T239

T240

T241

T242

T243

T244

T245

T246

T247

T248

T249

T250

T251

T252

T253

T254

T255

T256

T257

T258

T259

T260

T261

T262

T263

T264

T265

T266

T267

T268

T269

T270

T271

T272

T273

T274

T275

T276


T277

T278

T279


T280

T281



PROJECT : ZL9
Quanta Computer Inc.

Size	Document Number	Rev
	M52T (POWER)	3A
Date:	Monday, December 19, 2005	Sheet 16 of 32



M52T VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION
0000	DDR2 , 16Mx16 , 2pcs (64M)
0001	DDR2 , 16Mx16 , 4pcs (128M)
0010	DDR2 , 32Mx16 , 2pcs (128M)
0011	DDR2 , 32Mx16 , 4pcs (256M)
others	Reserved

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
TX_PWRS_ENB	G3_GPIO0	FULL SWING	1
TX_DEEMPH_EN	G3_GPIO1	TRANSMITTER DE-EMPHASIS ENABLE - TX DE-EMPHASIS DISABLED FOR MOBILE	0
DEBUG_ACCESS	G3_GPIO4	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
FORCE COMPLIANCE	G3_GPIO8	Force chip to get to compliance state quickly for tester pruposes	0
ROMIDCFG(3:0)	G3_GPIO(9,13,12,11)	128M 256M 64M Reserved	0000 0010 0100 0110







MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function.	00
VIP_DEVICE	LCDDATA(20)	Indicates if any slave VIP host devices drove this low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0
DWNGRD	LCDDATA(21)	0 - Device remain a workstation grade part. 1 - Part is downgraded to a Normal part	0 (internal pull-down)



PROJECT : ZL9
Quanta Computer Inc.

(15) VMA_DQ[63..0]
(15) VMA_DM[7..0]
(15) VMA_RDQS[7..0]


256Mb : AKD5JGAT*05
512Mb : AKD59G-T*01




PROJECT : ZL9

Quanta Computer Inc.

Size	Document Number	Rev
	VRAM (GDDR2)	3A
Date:	Monday, December 19, 2005	Sheet 18 of 32










ODD Connector



PROJECT : ZL9
Quanta Computer Inc.

Size	Document Number	Rev
	HDD & CDROM	3A
Date:	Monday, December 19, 2005	Sheet 20 of 32

ID Select : AD24
Interrupt Pin : INTA#
Request Indicate : REQ0#
Grant Indicate : GNT0#










2A : modify for ESD issue



PROJECT : ZL9
Quanta Computer Inc.


Size	Document Number LAN RTL8110SBL/8100CL	Rev 3A
Date:	Monday, December 19, 2005	Sheet 22 of 32


ID Select : AD17
Interrupt Pin : INTC#
Request Indicate : REQ1#
Grant Indicate : GNT1#



PROJECT : ZL9
Quanta Computer Inc.

Size	Document Number PCMCIA CONTROLLER	Rev 3A
Date:	Monday, December 19, 2005	Sheet 23 of 32





2A for reserved for Po Po sound.

3A for SPDIF Light always on

3A for SPDIF Light always on


GAIN1	SPKR MODE	HP MODE
0	10.5	3
1	9	0



PROJECT : ZL9


Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO AMP(MAX 9755)	3A
Date:	Monday, December 19, 2005	Sheet 25 of 32



value provided
2.67% offset;
old value was
for old 4.62%
offset.

BG waveforms
improved. may
delete from
future
revision.



20 mil Trace list for layout

Added filter
for
PBOOT

V I D							Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	V	V
0	1	0	1	1	1	1	1.340
0	1	1	0	0	0	0	1.324
0	1	1	0	1	0	0	1.292
0	1	1	1	0	0	0	1.260
0	1	1	1	1	0	1	1.244
0	1	1	1	1	1	1	1.212
1	0	0	0	0	1	1	1.180
1	0	0	0	1	1	1	1.148
1	0	0	1	1	0	1	1.100
1	0	1	0	0	1	1	1.052
1	0	1	0	1	1	1	1.020
1	0	1	1	1	0	0	0.972
1	1	0	0	0	0	0	0.940

100 mil Trace list for layout

DH_VCORE
LX_VCORE
DL_VCORE
DH_VCORE2
LX_VCORE2
DL_VCORE2

10 mil Trace list for layout

SC1476
pin 4 pin
5 pin 7
pin 25
pin 30



PROJECT : ZL9
Quanta Computer Inc.

Size	Document Number	Rev
	CPU CORE (SC451)	3A
Date:	Monday, December 19, 2005	Sheet 28 of 32

AO4916 Rds on = 27mOhm
ILOAD * Rds on * 10 = ILIM
ILIM5 = 1.485V Current limit 5A
ILIM3 = 1.35V Current limit 5A

