


# ZR3




## TABLE OF CONTENTS

|           |                                     |
|-----------|-------------------------------------|
| Page 01 : | BLOCK DIAGRAM                       |
| Page 02 : | TABLE OF CONTENTS                   |
| Page 03 : | ATHLON64 HT I/F                     |
| Page 04 : | ATHLON64 DDRII MEMORY I/F           |
| Page 05 : | ATHLON64 CTRL & DEBUG               |
| Page 06 : | ATHLON64 PWR & GND                  |
| Page 07 : | DDRII SODIMMX2                      |
| Page 08 : | RS485-HT LINK0 I/F                  |
| Page 09 : | RS485-PCIE LINK I/F                 |
| Page 10 : | RS485-SYSTEM I/F & DVO              |
| Page 11 : | RS485-POWER                         |
| Page 12 : | External CLOCK GENERATOR            |
| Page 13 : | SB460M PCIE/PCI/CPU/LPC I/F         |
| Page 14 : | SB460M ACPI/GPIO/USB/AC97           |
| Page 15 : | SB460M HDD/POWER/DECOUPLING         |
| Page 16 : | SB460M STRAPS                       |
| Page 17 : | LAN RTL8110SBL/CL                   |
| Page 18 : | ENE CB714/1410                      |
| Page 19 : | CARD READ & CARDBUS SLOT            |
| Page 20 : | MINI PCI & PCI-E,USB PORT,BLUETOOTH |
| Page 21 : | CRT & LVDS & S-Video                |
| Page 22 : | HDD & CDROM & HOLES                 |
| Page 23 : | ALC883 & MDC & HP AMP               |
| Page 24 : | SPEAKER AMP / JACK                  |
| Page 25 : | 97551 & FLASH                       |
| Page 26 : | T/P,FAN,SWITCH,LED,K/B              |
| Page 27 : | BATTERY CHARGER                     |
| Page 28 : | VCORE MAX8774                       |
| Page 29 : | TPS51116/51117 1.8V/1.2V            |
| Page 30 : | TPS51120 3/5V                       |
| Page 31 : | +1.5V / 2.5V                        |

|          | POWER         | VOLTAGE   | ACTIVE SCOPE | PAGE |
|----------|---------------|-----------|--------------|------|
| SYSTEM   | +12V          | +12V      | S0           |      |
|          | +5V           | +5V       | S0           |      |
|          | +3V           | +3.3V     | S0           |      |
|          | +5VPCU        | +5V       | ALWAYS       |      |
|          | +3VPCU        | +3.3V     | ALWAYS       |      |
|          | +5VSUS        | +5V       | S0-S3        |      |
|          | +3VSUS        | +3.3V     | S0-S3        |      |
|          | +3V_S5        | +3.3V     | S0           |      |
| CPU      | VCCCORE       | VID[0..5] | S0           |      |
|          | VDDA_RUN      | +2.5V     | S0           |      |
|          | VLDT_RUN      | +1.2V     | S0           |      |
|          | +0.9V_VTER    | +0.9V     | S0           |      |
|          | +1.8V         | +1.8V     | S0           |      |
| DDR2     | +1.8VSUS      | +1.8V     | S0-S3        |      |
|          | +1.8V         | +1.8V     | S0           |      |
|          | +1.8VSUS      | +1.8V     | S0-S3        |      |
|          | +0.9V_VTER    | +0.9V     | S0           |      |
| RC485 NB | +1.8V         | +1.8V     | S0           |      |
|          | +1.8VSUS      | +1.8V     | S0-S3        |      |
|          | +3V           | +3.3V     | S0           |      |
|          | VDDC          | +1.2V     | S0           |      |
|          | VDD_HT        | +1.2V     | S0           |      |
|          | VDDA12        | +1.2V     | S0           |      |
|          | VDD18         | +1.8V     | S0           |      |
|          | VDDA18        | +1.8V     | S0           |      |
|          | VDD_DVO       | +1.8V     | S0           |      |
|          | VDDR3         | +3.3V     | S0           |      |
|          | AVDD_NB       | +3.3V     | S0           |      |
|          | AVDDQ         | +1.8V     | S0           |      |
|          | PLLVD         | +1.8V     | S0           |      |
|          | LPVDD         | +1.8V     | S0           |      |
|          | LPVDD18A      | +1.8V     | S0           |      |
| SB460 SB | +3V           | +3.3V     | S0           |      |
|          | +1.8V         | +1.8V     | S0           |      |
|          | +3V_S5        | +3.3V     | S0           |      |
|          | +1.8V_S5      | +1.8V     | S0           |      |
|          | VDD           | +1.8V     | S0           |      |
|          | AVDD_CK       | +1.8V     | S0           |      |
|          | AVDD_SATA     | +1.8V     | S0           |      |
|          | XTLVDD_ATA    | +1.8V     | S0           |      |
|          | PLLVD_ATA     | +1.8V     | S0           |      |
|          | PCIE_PVDD     | +1.8V     | S0           |      |
|          | PCIE_VDDR     | +1.8V     | S0           |      |
|          | CPU-PWR       | +1.2V     | S0           |      |
|          | VDDQ          | +3.3V     | S0           |      |
|          | V5_VREF       | +5V       | S0           |      |
|          | +1.8V_SUB_PHY | +1.8V     | S0           |      |
|          | +3VSUS        | +3.3V     | S0-S3        |      |
|          | +SB_S5_3V     | +3.3V     | S0           |      |
|          | +SB_S5_1.8V   | +1.8V     | S0           |      |


## POWER UP SEQUENCE



PROJECT ZR3  
Quantix Computer Inc.


| Size  | Document Number             | Rev           |
|-------|-----------------------------|---------------|
|       | TABLE OF CONTENTS           | 1A            |
| Date: | Wednesday, October 18, 2006 | Sheet 2 of 31 |





DDR II: CMD/CTRL/CLK  
Athlon 64 S1  
Processor Socket

## Processor DDR2 Memory Interface



To SODIMM socket A (near)

M\_A\_DQS[0..7] (7)







**PROJECT : ZR3**  
**Quanta Computer Inc.**

|       |                                  |               |
|-------|----------------------------------|---------------|
| Size  | Document Number                  | Rev           |
|       | <b>ATHLON64 DDRII MEMORY I/F</b> | 1a            |
| Date: | Wednesday, October 18, 2006      | Sheet 4 of 31 |




LAYOUT: ROUTE VDDA TRACE APPROX.  
50 mils WIDE (USE 2x25 mil TRACES TO  
EXIT BALL FIELD) AND 500 mils LONG.

## CPU\_VDDA\_RUN



## CPU H/W MONITOR





## ATHLON Control and Debug

If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300- (± 5%) pulldown to VSS.

Place them to CPU within 1"

To Power (28) COREFB+V (28) COREFB-







**POWER**  
Athlon 64 S1  
Processor Socket

**GROUND**  
Athlon 64 S1  
Processor Socket


## BOTTOMSIDE DECOUPLING



## DECOUPLING BETWEEN PROCESSOR AND DIMMS PLACE CLOSE TO PROCESSOR AS POSSIBLE




## PROCESSOR POWER AND GROUND






**PROJECT : ZR3**  
**Quanta Computer Inc.**

| Size  | Document Number               | Rev           |
|-------|-------------------------------|---------------|
|       | <b>ATHLON64 PWR &amp; GND</b> | <b>1A</b>     |
| Date: | Wednesday, October 18, 2006   | Sheet 6 of 31 |

# TERMINATOR DECOUPLING CAPACITOR




# DDR2 TERMINATOR




SMBus ADDRESS: A0h



SMBus ADDRESS: A4h














**NB RS485 POWER STATES**

| Power Signal | S0 | S1 | S3  | S4/S5 | 63  |
|--------------|----|----|-----|-------|-----|
| VDDHT        | ON | ON | OFF | OFF   | OFF |
| VDDR         | ON | ON | OFF | OFF   | OFF |
| VDD18        | ON | ON | OFF | OFF   | OFF |
| VDDC         | ON | ON | OFF | OFF   | OFF |
| VDDA18       | ON | ON | OFF | OFF   | OFF |
| VDDA12       | ON | ON | OFF | OFF   | OFF |
| AVDD         | ON | ON | OFF | OFF   | OFF |
| AVDDDI       | ON | ON | OFF | OFF   | OFF |
| PLLVDD       | ON | ON | OFF | OFF   | OFF |
| HTPVDD       | ON | ON | OFF | OFF   | OFF |
| VDDR3        | ON | ON | OFF | OFF   | OFF |
| LPVDD        | ON | ON | OFF | OFF   | OFF |
| LVDDR18D     | ON | ON | OFF | OFF   | OFF |
| LVDDR18A     | ON | ON | OFF | OFF   | OFF |



**PROJECT : ZR3**  
**Quanta Computer Inc.**





Note: \* internal 150K pull up ,  
\*\* internal 150K pull down




EXT CLK FREQUENCY SELECT TABLE(MHZ)

| FS2 | FS1 | FS0 | CPU    | HTT   | SRC | ATIG | USB1  | SSC       |
|-----|-----|-----|--------|-------|-----|------|-------|-----------|
| 0   | 0   | 0   | 266.67 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |
| 0   | 0   | 1   | 133.33 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |
| 0   | 1   | 0   | 200.00 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |
| 0   | 1   | 1   | 166.67 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |
| 1   | 0   | 0   | 333.33 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |
| 1   | 0   | 1   | 100.00 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |
| 1   | 1   | 0   | 400.00 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |
| 1   | 1   | 1   | 200.00 | 66.66 | 100 | 100  | 48.00 | +/- 0.25% |

Check AMD clock







**CLG**


09/07 Stuff C329,C328 to 33P For EMI Situation.

| Board ID | ID1 | ID0 |          |
|----------|-----|-----|----------|
| 00       |     |     | PATA HDD |
| 01       |     |     | SATA HDD |
| 10       |     |     |          |
| 11       |     |     |          |

**PROJECT : ZR3**  
**Quanta Computer Inc.**


Size: Custom  
Document Number: SB460M ACPI/GPIO/USB/AC97  
Date: Wednesday, October 18, 2006  
Sheet: 14 of 31  
Rev: 1A






## REQUIRED STRAPS

|           |                     |              |                |           | PCLK_MINI                                                                                                                                                                     | PCLK_591 |
|-----------|---------------------|--------------|----------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
|           | AC_SDOUT            | RTC_CLK      | PCI_CLK4       | PCI_CLK6  | PCI_CLK0                                                                                                                                                                      | PCI_CLK1 |
| PULL HIGH | USE DEBUG STRAPS    | INTERNAL RTC | USE INT. PLL48 | CPU IF=K8 | ROM TYPE:<br>H, H = PCI ROM<br>H, L = LPC TYPE I ROM<br>L, L = LPC TYPE II ROM<br>L, L = FWH ROM<br>NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0] |          |
| PULL LOW  | IGNORE DEBUG STRAPS | EXTERNAL RTC | USE EXT. 48MHZ | CPU IF=P4 | DEFAULT                                                                                                                                                                       |          |



|           | AUTO_ON#      | SB_SPDIF_OUT | PCLK_PCM      | PCLK_SIO                  | PCLK_LAN         | LFRAME#           |
|-----------|---------------|--------------|---------------|---------------------------|------------------|-------------------|
| PULL HIGH | ACPWRON       | SPDIF_OUT    | PCI_CLK2      | PCI_CLK3                  | PCI_CLK5         | LFRAME#           |
| PULL LOW  | MANUAL PWR ON | SIO 24MHz    | XTAL MODE     | USB PHY POWERDOWN DISABLE | PCIE_CM_SET HIGH | ENABLE THERMTRIP# |
|           | DEFAULT       | DEFAULT      | NOT SUPPORTED | DEFAULT                   | DEFAULT          | DEFAULT           |

BIOS ENABLE AFTER STARTUP




## DEBUG STRAPS



|           | PDDACK#         | PCI_AD28 | PCI_AD27       | PCI_AD26         | PCI_AD25       | PCI_AD24                | PCI_AD23 |
|-----------|-----------------|----------|----------------|------------------|----------------|-------------------------|----------|
| PULL HIGH | USE LONG RESET  | Reserved | BYPASS PCI PLL | BYPASS ACPI BCLK | BYPASS IDE PLL | USE EEPROM PCIE STRAPS  | Reserved |
| PULL LOW  | USE SHORT RESET |          | USE PCI PLL    | USE ACPI BCLK    | USE IDE PLL    | USE DEFAULT PCIE STRAPS |          |
|           | DEFAULT         |          | DEFAULT        | DEFAULT          | DEFAULT        | DEFAULT                 |          |

CLG




09/07 Stuff R201,C391 in materials For EMI Situation.





ID Select : AD20  
Interrupt Pin : INTF# , INTG#  
Request Indicate : REQ2#  
Grant Indicate : GNT2#


# MINI-PCI





MPC

Close Minicard connector

# USB




# BLUETOOTH MODULE CONNECTOR




PROJECT : ZR3  
Quanta Computer Inc.

| Size  | Document Number             | Rev            |
|-------|-----------------------------|----------------|
|       | MINI PCI&PCI-E,USB PORT     | 1A             |
| Date: | Wednesday, October 18, 2006 | Sheet 20 of 31 |

# S-VIDEO





# CRT



increase capability of ESD, from +4KV improve to +8KV.


System Auto Detect External CRT Device

|                   | R247        | R248        | R249    |
|-------------------|-------------|-------------|---------|
| Enable            | Not stuffed | Stuffed     | Stuffed |
| Disable (Default) | Stuffed     | Not stuffed | Stuffed |





# LVDS

## LCD Connector



09/11 Del R257 For LCD Power OnOff Sequence







**PROJECT : ZR3**  
**Quanta Computer Inc.**




|       |                                     |                |
|-------|-------------------------------------|----------------|
| Size  | Document Number                     | Rev            |
|       | <b>CRT &amp; LVDS &amp; S-Video</b> | 1A             |
| Date: | Wednesday, October 18, 2006         | Sheet 21 of 31 |

# ODD CONN



|      |             |
|------|-------------|
| PATA | DFHS44FRD28 |
| SATA | DFHS22FRA03 |

## HDD CONN



PROJECT : ZR3  
Quanta Computer Inc.

| Size  | Document Number             | Rev            |
|-------|-----------------------------|----------------|
|       | HDD & CDROM & HOLES         | 1A             |
| Date: | Wednesday, October 18, 2006 | Sheet 22 of 31 |



[illegible][illegible]

## SYSTEM MIC

PINK

(23) MIC1-VREFO-L → R233 2.2K 4 → MIC1 L1 L35 BK1608LL121 6 → MIC1 L

(23) MIC1-L → C547 1U 6 → MIC1 R1 L32 BK1608LL121 6 → MIC1 R

(23) MIC1-VREFO-R → R228 2.2K 4 → MIC1-JD → MIC

(23) MIC1-R → C548 1U 6 → MIC

C411 470P\_4 → AD0GND

C415 470P\_4 → MIC

Normal OPEN Jack

## INT MIC

CN21 2 1 → MIC2-INT → MIC2-VREFO-L (23) → R427 2.2K 4 → MIC2-INT\_L (23) → C538 1U 6 → MIC2-INT\_R (23) → C539 1U 6 → MIC2

MIC2-INT → C537 1U 6 → AD0GND

+22P\_4

+5V ADO

D19

74A204U


For ESD close to audio out connector









C

**PROJECT : ZR3**

**Quanta Computer Inc.**

|       |                             |        |                           |     |
|-------|-----------------------------|--------|---------------------------|-----|
| Size  | Document Number             | Custom | <b>SPEAKER AMP / JACK</b> | Rev |
|       |                             |        |                           | 1A  |
| Date: | Wednesday, October 18, 2006 | Sheet  | 24 of 31                  |     |







## QUICK KEY SWITCH


## Debug card interface


# LED












MAX Current 0.3A



PDF created with FinePrint pdfFactory Pro trial version <http://www.fineprint.com>