

Colossus 15/17 DIS_OPT Schematic IVY Bridge (rPGA989) Intel PCH (Panther Point)

**REV:-1
2012-01-05.**

DY:No stuff
DIS_OPT:DISCRTE OPTIMUS installed
DY_35W:No stuff on 35W CPU
DY_45W:No stuff on 45W CPU
CR_Balen17:Stuff for 17"
CR_Goya:Stuff for 15"

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Colossus

Rev
1


Date: Wednesday, January 04, 2012

Sheet 1 of 103

COLOSSUS Block Diagram

SYSTEM DC/DC TPS51461 48		CPU DC/DC VT1323 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5	VCCSA=0D85V_S0	DCBATOUT(5V_S5)	VCC_CORE
SYSTEM DC/DC SN1003055RUWR 45		SYSTEM DC/DC RT8223M_5V/3D3V 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5/3D3V_S5	1D05V_S0	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC RT8207MZ 46		GFX DC/DC VT1323 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT(5V_S5)	VCC_GFXCORE
VGA NCP3218G 92		CHARGER BQ24738 40	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	AD+ BT+	DCBATOUT
SYSTEM DC/DC RT8068A 47		SYSTEM DC/DC VT385FCX 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S5	1D8V_S0	3D3V_S0	3D3V_VGA_S0 1D5V_S0 1D5V_VGA_S0 1D5V_S3
Switches 36		PCB LAYER (DISCRETE)	
INPUTS	OUTPUTS	L1:Top L5:VCC L2:GND L6:Signa L3:Signal L7:GND L4:Signal L8::Bottom	
1D5V_S3	1D5V_S0		
5V_S5	5V_S0		
3D3V_S5	3D3V_S0		

Project code : 91.4ST01.001
PCB P/N : 11254
Revision : -1



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE	Routing
LANE1	N/A
LANE2	17"Card Reader
LANE3	15"Card Reader
LANE4	Mini Card1(WLAN)
LANE5	N/A
LANE6	Intel GBE LAN / LAN
LANE7	N/A
LANE8	N/A

USB2.0 Table

Pair	Device
0	USB 3.0 I/O CONN. 1
1	N/A
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN.
10	Camera
11	FREE
12	FREE
13	FREE

USB3.0 Table

USB	
Pair	Device
1	I/O CONN. 1
2	FREE
3	I/O CONN. 2
4	I/O CONN. 3

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCCSA_OD85V OD75V_S0 VCC_CORE VCC_OFCORE 3D3V_VGA_S0 1D5V_VGA_S0 1D05V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 3.3V 1D5V 1D05V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3		ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN		ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV		
Device		Address	Hex	Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA		
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA		
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK		

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	HDD2
3	N/A
4	ODD
5	N/A

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content		
Title	Document Number	Rev
	Colossus	1
Date: Monday, December 26, 2011	Sheet 3 of	103

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.

NOTE: EDP_HP
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.
If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-up resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.



PEG Compensation

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

633996-302 Hand control CPU1 P/N

- 2ND = 62.10055.321
- 3RD = 62.10055.551
- 1st 633996-302
- 2nd 633996-501
- 3rd 633996-301

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU(1/7): DMI/PEG/FDI**

Size A3 Document Number **Colossus** Rev 1


Date: Wednesday, January 04, 2012 Sheet 4 of 103

CPU(2/7) IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)







CPU(3/7)

IVY BRIDGE PROCESSOR (DDR3)



CPU(4/7) IVY BRIDGE PROCESSOR (POWER)


PROCESSOR CORE POWER



Place Bottom

Place Top

Power: 78.22610.51L







POWER

PEG AND DDR

CORE SUPPLY

SENSE LINES

PROCESSOR UNCORE POWER




<Core Design>

緯創資通 Wistron Corporation
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		CPU(4/7): PWR	
Size	Document Number	Rev	1
Custom	Colossus		
Date:	Wednesday, January 04, 2012	Sheet	7 of 103

CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)

M3 - Processor Generated SO-DIMM VREF_DQ



S3 Power Reduction Circuit Processor VREF_DQ Implementation



-Core Design-



緯創資通 Wistron Corporation

21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU(5/7): GFX/PWR		
Size Custom	Document Number Colossus	Rev 1
Date: Wednesday, January 04, 2012		
Page 8 of 103		Sheet 8 of 103


CPU(7/7)

IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap 0:Enable eDP	
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

PEG DEFER TRAINING	
CFG7	1:(Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

PCIe Port Bifurcation Straps	
CFG[6:5]	11:(Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 11 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 12 of 103



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AOAC

Size
A3

Document Number

Colossus


Rev
1

Date: Monday, December 26, 2011

Sheet 13 of 103

DIMM1 REVERSED

<< >> M_A_DQS#7[0] 6
<< >> M_A_DQS#7[0] 6
<< >> M_A_A[15:0] 6




Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30

 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32

Thermal EVENT

SODIMM A DECOUPLING

Layout Note:
 Place these Caps near SO-DIMMA.



6 M_A_DIM0_ODT0 >>> 116 ODT0 VSS 172
 6 M_A_DIM0_ODT1 >>> 120 ODT1 VSS 178

 M_VREF_CA_DIMM0 126 VREF_CA VSS 184
 8 M_VREF_DQ_DIMM0 >>> 1 VREF_DQ VSS 189

 5,15 DDR3_DRAMRST# >>> 30 RESET# VSS 190

 1st 661448-307 203 VTT1 661448-307 VSS 205
 2nd 661448-306 204 VTT2 661448-306 VSS 206
 3rd 661448-304

010412 Update connector HP P/N, H=9.2mm
 handle control but not change library
 62.10017.U01
 2nd = 62.10017.U01
 3rd = 62.10024.H81

<Core Design>

緯創資通 Wistron Corporation
 217, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3 SO-DIMM1**

Size: Custom Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet: 14 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev






1

Date: Monday, December 26, 2011

Sheet 16 of 103

PCH(1/9)

INTVRMEN- Integrated
SUS 1.05V VRM Enable
High - Enable internal VRs



緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(1/9): HDA/JTAG/SATA**

Size: A3 Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet 17 of 103

PCH(2/9)









緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(2/9): PCIE/SMBUS/CLK**
 Size: A3 Document Number: **Colossus** Rev: 1
 Date: Wednesday, January 04, 2012 Sheet: 18 of 103

PCH(3/9)

DSWODVREN - On Die DSW VR Enable	
HIGH (R1917 STUFFED, R1901 UNSTUFFED)	Enabled (DEFAULT)
LOW (R1917 UNSTUFFED, R1901 STUFFED)	Disabled



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespecprive.

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(3/9): DMI/FDI/PM**

Size A3 Document Number **Colossus** Rev 1

Date: Wednesday, January 04, 2012 Sheet 19 of 103

PCH(4/9)



<Core Design>

PCH(5/9)

USB2.0 Table


USB	
Pair	Device
0	USB 3.0 I/O CONN.
1	N/A
2	USB 3.0 I/O CONN.
3	USB 3.0 I/O CONN.
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 CONN(Debug)
10	Camera
11	FREE
12	FREE
13	FREE

USB3.0 Table

USB	
Pair	Device
1	I/O CONN. 1 LEFT_DOWN
2	FREE
3	I/O CONN. 2 LEFT_UP
4	I/O CONN. 3 RIGHT_UP

BOOT BIOS Strap

GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



USB 3.0/2.0 Port Pairing

USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH(5/9): PCI/USB/NVM**

Size: A3 Document Number: **Colossus** Rev: 1





Date: Wednesday, January 04, 2012 Sheet 21 of 103

VCC_PCH: 6A

PCH(7/9)

2.925A

1.3A




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(7/9): PWR1**

Size A3	Document Number	Rev 1
Date: Monday, December 26, 2011		Sheet 23 of 103

PCH(8/9)





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH(8/9): PWR2
Size A3	Document Number Colossus	Rev 1
Date: Tuesday, December 27, 2011		Sheet 24 of 103

PCH(9/9)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH(9/9): GND	
Size	Document Number	Rev	
A3	Colossus	1	
Date:	Monday, December 26, 2011	Sheet	25 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH_XDP

Size
A3

Document Number

Colossus


Rev
1

Date: Monday, December 26, 2011


Sheet 26 of 103

$$R_{SET}(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$

where T is the trip temperature in Centigrade. R_{SET} is the set-point resistance.



90 C




MT Global Mixed-mode Technology Inc.

G709/G710



Pin Description

PIN		NAME	FUNCTION
G709	G710		
1	1	SET	Temperature Set Point, Connect an external 1% resistor from SET to GND to set trip point.
2	2	GND	Ground
3	3	OT	Open-Drain Active Low Output.
4	4	HYST	Hysteresis Selection, Hysteresis is 10°C for HYST = V _{CC} , 2°C for HYST = GND.
	5	N.C.	Not Connected.
	6	VCC	Power-Supply Input.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
HYST Input Threshold	V _{IH}		0.7 x V _{CC}	---	---	V
	V _{IL}		---	---	0.3 x V _{CC}	V




FOR PWM FAN



<Core Design>

WOOFER AMP




<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		Audio AMP SPK/WOOFER
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 30 of 103


USE EFuse No ASF





LAN CHIP-RTL8111F



Regout power plane(1D05V)




Avoid Leakage



LanChip Power


+3.3V_LAN_S5 Rising time (10%~90%)
Spec >1ms and <100ms

25MHz Crystal




KBC Reserved Pin
Isolate# => Low , Isolate LanChip
GPO => eFuse LanChip

Isolate Strap Pin



Regout Switch



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **LAN RTL8111F**

Size A3	Document Number	Rev 1
Date: Wednesday, January 04, 2012		Sheet 31 of 103


RTS5229

-1 12/15 0201 0 Ohm change to short pad



(RTS5229)U3201 closed near

Vendor info update design issue



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Card Reader-RTS5229	
Title Size A3 Date: Wednesday, January 04, 2012	Document Number Colossus Sheet 32 of 103
Rev 1	

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **1394**

Size A3	Document Number Colossus	Rev 1
------------	------------------------------------	-----------------

Date: Monday, December 26, 2011 Sheet 33 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 34 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number



Colossus

Rev
1

Date: Monday, December 26, 2011


Sheet 35 of 103

Power Sequence




ANNIE Run Power

Run power follow TOP-1



1D5V_S0
 MAX Current 3000 mA
 Design Current 2100 mA
 Total= 11.39A




(Blanking)

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ADAPTER	
Size	Document Number	Date	Rev
A3	Colossus	Monday, December 26, 2011	1
Date: Monday, December 26, 2011		Sheet 37	of 103

Adaptor in to generate DCBATOUT




Pin	Description	Wire color
Pin1	White LED	White
Pin2	Amber LED	Yellow
Pin3	ID	Brown
Pin4	GND	Black
Pin5	GND	Black
Pin6	GND	Black
Pin7	-	
Pin8	+VA	Red
Pin9	+VA	Red
Pin10	+VA	Red






Pin 1

-1 1222 PR3802 to save 100mW when battery full.



AC Present = White
 Standby = White pulsing
 Charging = Amber
 *LED's are off if no AC jack plugged in


-1 1222 PR3802 to save 100mW when battery full.





<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
DCIN JACK		
Size	Document Number	Rev
A4		1
Colossus		
Date:	Wednesday, January 04, 2012	Sheet 38 of 103



AD+ total power	R1	R2
65W	178K	23.7K
90W	121K	23.7K
120W	84.5K	23.7K



RT8223M for 3V5V



$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	DEM	PWM	Ultrasonic	Ultrasonic
TONSEL	200k/CH1 250k/CH2	300k/CH1 375k/CH2	400k/CH1 500k/CH2	400k/CH1 500k/CH2

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223M 5V/3D3V**

Size: A3 Document Number: **Colossus** Rev: 1


Date: Thursday, January 05, 2012 Sheet 41 of 103





SSID = CPU.Regulator



Volterra's suggestion:
 The total output MLCC is 30x22uF for 3-PHASE VCC
 The total output MLCC is 20x22uF+4x10uF for 2-PHASE VCCAXG


Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm





CPU35W DY=BLUE
CPU45W DY=RED

Iomax=16A
OCP>26A



Close to pin4

Differential


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SN1003055RUWR**


Size: A3	Document Number: Colossus	Rev: 1
Date: Wednesday, January 04, 2012		Sheet 45 of 103

RT8068A for 1D8V_S0



<Core Design>

TPS51461 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V








Design Current = 6 A
6.6A < OCP < 7.8A

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51461 VCCSA**

Size A3	Document Number Colossus	Rev 1
Date: Wednesday, January 04, 2012	Sheet 48 of 103	



CAP CLOSED IN LVDS1



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD Connector**


Size A3	Document Number	Rev 1
Colossus		
Date: Wednesday, January 04, 2012	Sheet 49	of 103

CRT Connector




CRT DDCDATA & DDCLK level shift


Pull High 5V Design on CRT Board




CRT RGB



CRT EMI



CRT Hsync & Vsync level shift



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT CONN**


Size A3 Document Number **Colossus** Rev 1

Date: Wednesday, January 04, 2012 Sheet 50 of 103


HDMI Level Shifter & CONNECTOR



Close to GPU




Close to HDMI Connector



Routing Guidelines:




CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

HDMI CONN



22.10296.711

2ND = 22.10296.751



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Conn**

Size: A3	Document Number: Colossus	Rev: 1
Date: Wednesday, January 04, 2012	Sheet: 51	of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 52 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	Colossus	1	
Date: Monday, December 26, 2011		Sheet 53	of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 54 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1




Date: Monday, December 26, 2011

Sheet 55 of 103



SATA HDD1 Connector

SATA HDD2 Connector


CHECK HDD conn model pin define_ME wire





ODD Connector



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size: A3 Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet 56 of 103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ESATA			
Size	Document Number		Rev
A3	Colossus		1
Date: Monday, December 26, 2011		Sheet 57	of 103

White LED for connectivity and Amber LED for activity located on RJ-45 connector



close to XF1

close to XF1



AMBER = LAN ACK

RJ451



20 mils

- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat, except RJ-45 moat.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
RJ45+ Transformer		
Size	Document Number	Rev
A3		1
Colossus		
Date:	Wednesday, January 04, 2012	Sheet 59 of 103

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH & KBC

Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil



-1 1223 Reversed TP6001~TP6008 / R6007~R6010 is DY
 1, 測試點請使用14mil, 測試之間距離75mil以上。
 2, 測試點必須在Top層。


<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Flash	
Size A3	Document Number Colossus
Date: Wednesday, January 04, 2012	Sheet 60 of 103
Rev 1	

RESERVED USB 2.0/3.0 BD

SSID = USB

Power switcher Low active




<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB Power SW USB IO		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 61 of 103


Power switcher Low active







USB 3.0 Connector Pin definition

1	POWER	
2	USB 2.0 D-	
3	USB 2.0 D+	
4	GND	
5	StdA_SSRX-	SuperSpeed RX
6	StdA_SSRX+	
7	GND	
8	StdA_SSTX-	SuperSpeed TX
9	StdA_SSTX+	


USB3_1




USB3_2



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

USB3.0 Colossus




Size A3 Document Number Rev 1
Date: Thursday, January 05, 2012 Sheet 62 of 103

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Resered(Bluetooth)			
Size A3	Document Number Colossus	Date: Monday, December 26, 2011	Rev 1
Sheet 63 of 103		1	

Finger Printer



-1 12/23 FP1 change source

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print Conn

Size

A4

Document Number

Colossus

Rev

1



Date: Wednesday, January 04, 2012

Sheet 64 of 103

SSID = Wireless


Mini-Card--WLAN
Half minicard

Mini-Card--WLAN
Half minicard



51 BT_DISABLE_L
(low active to disable Bluetooth)

Pin	Active	Function
5	High(3V)	GPIO/BT_WAKE
20	High(3V)	WIFI_Enable
47	Reserved	BT_PRISEL(coexistence)
51	Reserved	BTCX_STAT(coexistence)



WIFI_RF_EN 27
PLT_RST# 5,21,27,31,32,36,71,82,83,103

USB_PN5_RFEL6501 1
USB_PP5_RFEL6502 2
OR0402-PAD 2
OR0402-PAD 2
USB_PN5 21
USB_PP5 21

1-1 1226 del TR6501

2ND = 20.F1697.052
3RD = Main:62.10043.F91

677869-FM8

- 1st 677869-FM8
- 2nd 677869-AM8
- 3rd 677869-BM8
- 4th 677869-LM8

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
MINICARD(WLAN+Bluetooth)/CONN

Size A4	Document Number Colossus	Rev 1
------------	------------------------------------	-----------------

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 66 of 103

(Blanking)

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	Colossus	1
Date: Monday, December 26, 2011		Sheet 67 of 103


SSID = User.Interface

On Keyboard LEDs


Cap locks LED (White)




Mute LED (Amber)



Wireless LED (White-On, Amber-Off)



Touchpad LED (Amber)




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title LED Bard/Power Button		
Size A4	Document Number Colossus	Rev 1
Date: Wednesday, January 04, 2012	Sheet 68 of	103

SSID = KBC


Internal KeyBoard Connector




<<< KROW[0..7] 27
 >>> KCOL[0..17] 27
KB_BL_DETECT
HIGH = BL SKU
LOW = NON-BL SKU





Internal KeyBoard Backlight Connector



A Cover Logo Backlight



Touch Pad



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Key Board/Touch Pad
Colossus

Title: Key Board/Touch Pad
 Size: A3
 Document Number: Colossus
 Date: Wednesday, January 04, 2012
 Sheet: 69 of 103
 Rev: 1

(Hall sensor at Power BD)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3

Document Number

Colossus


Rev

1

Date: Monday, December 26, 2011

Sheet 70 of 103


DEBUG BD for Factory Test



ZZ.00PAD.Y41

-1 0102

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Dubug connector		
Size A4	Document Number Colossus	Rev 1
Date: Wednesday, January 04, 2012		Sheet 71 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 72 of 103


(Blanking)

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	Colossus	1
Date: Monday, December 26, 2011		Sheet 73 of 103

2 IN1 CARD-READER (SD/MMC)



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Card Reader CONN	
Title Card Reader CONN	Document Number Colossus
Size A4	Rev 1
Date: Wednesday, January 04, 2012 Sheet 74 of 103	

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 75 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 76 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011


Sheet 77 of 103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	Colossus	1	
Date: Monday, December 26, 2011		Sheet 78	of 103

ACCELEROMETER



Must be placed in the center of the system



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
---	--

ACCELEROMETER		
Size A4	Document Number Colossus	Rev 1

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 80 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus


Rev

1


Date: Monday, December 26, 2011

Sheet 81 of 103


Card Reader BD 15"=DY 17"=PHASE IN



USB BD(USB3.0*1+USB2.0*1)



POWER BUTTON BD



TOUCHPAD BD PAGE 69


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: **IO Board Connector**


Size: A3 Document Number: **Colossus** Rev: 1

Date: Wednesday, January 04, 2012 Sheet: 82 of 103



4 PEG_TXP[0..7] >>>
 4 PEG_TXN[0..7] >>>
 PEG_RXP[0..7] 4 >>>
 PEG_RXN[0..7] 4 >>>

71.0N13P.00U 669120-001



3.3V +/- 5%
 120mA
 (See NV DG)

X7R, Under GPU.


POWER IC

IU Under GPU
 4.7U NEAR TO GPU
 10U mid TO GPU


IU Under GPU
 4.7U NEAR TO GPU
 10U mid TO GPU

1.05V +/- 3%
 120mA
 (See NV DG)


LVDS Interface



71.0N13P.00U DIS_OPT




71.0N13P.00U DIS_OPT





71.0N13P.00U DIS_OPT

HDMI Interface



71.0N13P.00U DIS_OPT





01/04/12 N13P-GL





Strap Option for N13P-GL/LP/GS/GT

Strap Name	GPU SKU	Logical strapping name bit#1	Logical strapping name bit#2	Logical strapping name bit#1	Logical strapping name bit#0	Set your BOM according to this column	Comment from NVIDIA
ROM_S0	N13P-GL	0	0	0	0	PULL DOWN 10K	
	N13P-LP	1	0	0	1	PULL UP 10K	
	N13P-GS	1	0	0	1	PULL UP 10K	
	N13P-GT	1	0	0	1	PULL UP 10K	
	N13M-GE1	0	1	0	0	PULL DOWN 30.1K	
ROM_SCLK	N13P-GL	0	0	1	0	PULL DOWN 15K	
	N13P-LP	0	0	1	0	PULL DOWN 15K	
	N13P-LP	1	0	0	0	PULL UP 4.99K	
	N13P-GS	1	0	0	0	PULL UP 4.99K	
	N13P-GT	1	0	0	0	PULL UP 4.99K	
ROM_SI	N13P-GL	0	0	0	0	PULL DOWN 15K	
	N13P-LP	0	0	0	0	PULL UP 4.99K	
	N13M-GE1	0	1	0	0	PULL UP 4.99K	
	RAMCFG[3]	X	X	X	X		This is depends on what Vram you will use. Please check label RTL.
	Hynix	X	X	X	X		
STRAP2	N13P-GL	1	0	0	1	PULL UP 10K	N13P-GL DID => 8x8DE3
	N13P-LP	1	0	0	0	PULL UP 4.99K	N13P-LP DID => 8x8FD3
	N13P-LP	0	0	1	1	PULL DOWN 20K	N13P-LP GS DID => 8x8FD2
	N13P-GS	0	0	1	0	PULL DOWN 15K	N13P-GS GS DID => 8x8FD1
	N13P-GT	0	0	0	1	PULL DOWN 10K	N13P-GT GS DID => 8x8FD1
STRAP1	N13P-GL	1	0	0	0	PULL UP 4.99K	N13P-GL DID => 8x8DE3
	N13P-LP	0	1	0	0	PULL UP 4.99K	
	N13P-GS	0	1	1	0	PULL DOWN 34.8K	
	N13P-GT	0	1	1	0	PULL DOWN 34.8K	
	N13M-GE1	0	1	1	0	PULL DOWN 34.8K	
STRAP0	N13P-GL	1	1	1	1	PULL DOWN 45.3K	
	N13P-LP	1	1	1	1	PULL DOWN 45.3K	
	N13P-GS	1	1	1	1	PULL UP 45.3K	
	N13P-GT	1	1	1	1	PULL UP 45.3K	
	N13M-GE1	1	1	1	1	PULL UP 45.3K	
STRAP3	N13P-GL	0	0	0	0	PULL DOWN 4.99K	
	N13P-LP	0	0	0	0	PULL DOWN 4.99K	
	N13P-GS	0	0	0	0	PULL DOWN 4.99K	
	N13P-GT	0	0	0	0	PULL DOWN 4.99K	
	N13M-GE1	0	0	0	0	PULL DOWN 4.99K	
STRAP4	N13P-GL	0	0	0	0	PULL DOWN 10K	
	N13P-LP	0	0	0	0	PULL DOWN 10K	
	N13P-LP	0	1	1	1	PULL DOWN 45.3K	For GEN2 only system, pull down 28K
	N13P-GS	0	1	1	1	PULL DOWN 45.3K	For GEN2 only system, pull down 28K
	N13P-GT	0	1	1	1	PULL DOWN 45.3K	For GEN2 only system, pull down 28K


GPU	N13P-GT ES	N13P-GL
STRAP 0	PULL UP 45.3K	PULL UP 45.3K
STRAP 1	PULL DOWN 34.8K	PULL DOWN 45.3K
STRAP 2	PULL UP 20K	PULL UP 10K
STRAP 3	PULL DOWN 4.99K	PULL DOWN 4.99K
STRAP 4	PULL DOWN 10K	PULL DOWN 10K
ROM_S0	PULL UP 10K	PULL DOWN 30.1K
ROM_SCLK	PULL UP 4.99K	PULL DOWN 15K

V-RAM	ROM_SI	Part Reference	Part Number	Value	PCB Footprint
64M*16 DDR3 Samsung	PULL DOWN 20K	R8621(DIS_ROM_S0)	64-20025.6DL	20K R2F-L-GP	R402H16
64M*16 DDR3 Hynix	PULL DOWN 15K	R8621	64-15025.6DL	15K R2F-L-GP	R402H16
128M*16 DDR3 Samsung	PULL DOWN 45.3K	R8621	64-34825.6DL	34K R2F-L-GP	R402H16
128M*16 DDR3 Hynix	PULL DOWN 34.8K	R8621	64-45325.6DL	45K R2F-L-GP	R402H16
64M*16 GDDR5 Samsung	PULL DOWN 45.3K	R8621	64-30125.6DL	30K R2F-L-GP	R402H16
64M*16 GDDR5 Hynix	PULL DOWN 34.8K	R8621	64-24925.6DL	24K R2F-L-GP	R402H16
128M*16 GDDR5 Samsung	PULL DOWN 30.1K				
128M*16 GDDR5 Hynix	PULL DOWN 24.9K				

EDP 60A (TDP 55W)



XVDD_1~38=No Connect





<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Heichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU_DPPWR/GND(5/5)**



Size: Document Number
Custom: **Colossus** Rev **1**


Date: Wednesday, January 04, 2012 Sheet 87 of 103





Frame Buffer Partition B-Upper Half








VGA chip sequence: 3V_VGA_S0>VGA_CORE>1D5V_VGA>1D05V_VGA

3V_VGA_S0

VGA_CORE




1.5V_VGA_S0



1D05V_VGA

3D3V_VGA_S0 should ramp-up before VGA_Core
 VGA_Core should ramp-up before 1D5V_VGA_S0
 1D5V_VGA_S0 should ramp up
 so 1D05V_VGA_S0_EN have to fine tune RC delay
 after VGA_Core

1D05V_VGA_S0
 Design current = 3.8A



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 94 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 95 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number


Colossus

Rev

1

Date: Monday, December 26, 2011













Sheet 96 of 103



Core Design

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		Rev
UNUSED PARTS/EMI Capacitors		
Size	Document Number	1
A4	Colossus	
Date:	Wednesday, January 04, 2012	Sheet 97 of 103



Chief River Platform Power Sequence

(AC mode)

red word: KBC GPIO



When logic high level and duration is at 10.0ms then the logic low level.

VREF must be powered up before VDDA_V1, or after VDDA_V1 within 0.1V. Also, VREF must power down after VDDA_V1, or before VDDA_V1 within 0.1V.

Not floating.


When the power button status

VREF must be powered up before VDDA_V1, or after VDDA_V1 within 0.1V. Also, VREF must power down after VDDA_V1, or before VDDA_V1 within 0.1V.

This signal represents the power good for all the non-CORE and non-graphic power rails.

1D5V_VGA_S0(Discrete only)


N13P Power-Up/Down Sequence



For power-down, reversing the ramp-up sequence is recommended.

(DC mode)

red word: KBC GPIO



When the power button status

VREF must be powered up before VDDA_V1, or after VDDA_V1 within 0.1V. Also, VREF must power down after VDDA_V1, or before VDDA_V1 within 0.1V.

This signal represents the power good for all the non-CORE and non-graphic power rails.






Figure 18. Recommended Power Off Sequencing Order


COLOSUSS POWER BLOCK DIAGRAM




PCH SMBus Block Diagram




KBC SMBus Block Diagram





Thermal Block Diagram




Audio Block Diagram





mSATA



- 1st 677867-FM5
- 2nd 677867-AM5
- 3rd 677867-BM5
- 4th 677867-LM5

Pin #	Name	Description	Pin #	Name	Description
1	Reserved	NC	2	V33	3.3V power
3	Reserved	NC	4	GND	Return Current Path
5	Reserved	NC	6	V15	1.5V power (Unused)
7	Reserved	NC	8	Reserved	NC
9	GND	Return Current Path	10	Reserved	NC
11	Reserved	NC	12	Reserved	NC
13	Reserved	NC	14	Reserved	NC
15	GND	Return Current Path	16	Reserved	NC
Key					
17	Reserved	NC	18	GND	Return Current Path
19	Reserved	NC	20	Reserved	NC
21	GND	Return Current Path	22	Reserved	NC
23	B+	Differential Signal Pair B (Device Tx)	24	V33	3.3V power
25	B-		26	GND	Return Current Path
27	GND	Return Current Path	28	V15	1.5V power (Unused)
29	GND	Return Current Path	30	Reserved	NC
31	A-	Differential Signal Pair A (Device Rx)	32	Reserved	NC
33	A+		34	GND	Return Current Path
35	GND	Return Current Path	36	Reserved	NC
37	GND	Return Current Path	38	Reserved	NC
39	V33	3.3V power	40	GND	Return Current Path
41	V33	3.3V power	42	Reserved	NC
43	GND	Return Current Path	44	Reserved	NC
45	Vendor	No connect at Host side	46	Reserved	NC
47	Vendor	No connect at Host side	48	V15	1.5V power (Unused)
49	DAS/DSS	Drive Activity Signal	50	GND	Return Current Path
51	Presense	Device Presense	52	V33	3.3V power

Note: 1: DAS/DSS signal is not use for this drive. (DAS Signal output is optional)
 2: Presense pin is Connected to GND by device side. (220 Ω Pull Down)

<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
mSATA	
Size A3	Document Number
Colossus	
Date: Wednesday, January 04, 2012	Sheet 103 of 103
Rev 1	