





K40IN BLOCK DIAGRAM







Power On Sequence

1 → 22





Decoupling guide from Intel


VCORE	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?

+VCORE Mid-Frequency Capacitor

Intel: 22uF *32
F3S: 10uF *16
A7S: 10uF *1011/17
V1V: ?




+VCCP Decoupling Capacitor

Intel: 270uF *1, 0.1uF *6
F3S: 100uF *1, 0.1uF *4
V1V: ?




<Variant Name>


ASUS		Title : CPU CAPS	
		Engineer:	
Size Custom	Project Name		Rev 1.0
Date: Friday, February 13, 2009		Sheet 5 of 91	




Power Cap Close to DIMM



DIMM_VREF Close to DIMM




Close to DIMM




<Variant Name>


ASUS		Title :
ASUSTek COMPUTER INC. NB6		Engineer:
Size A3	Project Name	Rev 1.0
Date: Friday, February 13, 2009	Sheet 6 of 91	



<< >>M_A_A[0:14] [6,8,18]

<< >>M_B_A[0:14] [10,18]





<Variant Name>

		Title : Cantiga-DDR3/PEG(2)	
Engineer:			
Size C	Project Name		Rev 1.0
Date: Friday, February 13, 2009		Sheet	11 of 91



<Variant Name>

 **Title : Cantiga-DDR3 bus (3**

Engineer:

Size	Project Name	Rev
C		1.0

Date: Friday, February 13, 2009 Sheet 12 of 91



<Variant Name>

 **Title : Cantiga-POWER (4)**

Engineer:

Size	Project Name	Rev
C		1.0
Date: Friday, February 13, 2009		Sheet 13 of 91

54321

D

C

B

A

<Variant Name>

ASUS®

Title : Cantiga-GND

Engineer:

Size
B

Project Name

Rev
1.0

Date: Friday, February 13, 2009Sheet 15 of 91

5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>






Title :

Engineer:

Size	Project Name	Rev
C		1.0

Date: Friday, February 13, 2009Sheet 16 of 91





[53] CLK_WLAN_REQ#

check WLAN connector !!

[33,53] PCIE_WAKE#

[33] PCIE_RXP1_LAN

[33] PCIE_RXN1_LAN

[53] PCIE_RXP2_MINICARD

[53] PCIE_RXN2_MINICARD



PEX_RST# [33,53]


PCIE_TXP1_LAN [33]

PCIE_TXN1_LAN [33]


PCIE_TXP2_C [53]

PCIE_TXN2_C [53]









Check connector pin definition !!





SATA

USB

Check connector pin definition !!










+MCP_VDD_VCORE

+MCP_VDD_VID[2:0]	Core Voltage
001	1
010	0.95
011	0.9




REF:DG-03328-001_V03



<Variant Name>

ASUS		Title : ICH9M-Other	
		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Friday, February 13, 2009		Sheet	24 of 91



<Variant Name>

		Title : SPI ROM	
Engineer:			
Size	Project Name	Rev	
C		1.0	
Date: Friday, February 13, 2009		Sheet	25 of 91

[6,8,23,53] SCL_3A << >> SMB_CLK_S [6,8,23,53]

[6,8,23,53] SDA_3A << >> SMB_DAT_S [6,8,23,53]

Onboard DRAM ID

GPIO_6	GPIO_11	Vendor
0	0	Qimonda HYB18T512161B2F-25
0	1	Samsung K4N51163Q2-NC25
1	0	Hynix HY5PS121621CFP-25

HDA_SYNC STRAP (BUF_SIO_CLK)	
0	14.318MHz (default)
1	24MHz


RGMII_TXD0	
0	MII
1	RGMII


SPKR	
0	User mode boot Init table
1	Safe mode boot Init table

Base on EC

HDA_SDOUT	LPC_FRAME	FUNCTION
0	0	LPC BIOS
0	1	PCI BIOS
1	0	SPI BIOS

SPI_DO	SPI_CLK	FUNCTION
0	0	31MHz
0	1	42MHz
1	0	25MHz
1	1	1MHz






<Variant Name>




ASUSTeK COMPUTER INC. NB6

Title :
Engineer: *Vincent Chung*

Size	Project Name	Rev
C	G71V	1.0
Date: <i>Friday, February 13, 2009</i>		Sheet <i>27</i> of <i>31</i>





<Variant Name>

**ASUS**


Title : Main Clock-2

ASUSTek Computer Inc.


Engineer: **Tony Kao**

Size	Project Name	Rev
A2	C90P	1.00
Date: Friday, February 13, 2009	Sheet 29	of 91



TouchPad & FingerPrint



For Side SW



Keyboard Connector







For Thermal Control Method

Remove redundant components











<Variant Name>

ASUS		Title : EC_IT8511 (2/2)	
Engineer:			
Size	Project Name	Rev	
Custom		1.0	
Date: Friday, February 13, 2009	Sheet	31	of 91



Pull-up by +3V. Do not pull-up by Standby power



<Variant Name>






ASUS Title: **RST_Reset Circuit**








ASUSTeK COMPUTER INC. NBI Engineer: **Vincent Chung**

Size Project Name **G71V** Rev 1.0

Date: Friday, February 13, 2009 Sheet 33 of 91

LAN CONN.











HP CONN




Internal Mic

External Mic






HP CONN



External MIC CONN

<Variant Name>

ASUS			Title : AUD_Amp & Jack	
			Engineer:	
Size	Project Name			Rev
Custom				1.0
Date:	Friday, February 13, 2009			Sheet 37 of 91



<Variant Name>





Title : **AUD_FM2010**

ASUSTeK COMPUTER INC. NB1


Engineer: **John Hung**

Size	Project Name	Rev
Custom	N2Sv	1.0
Date: Friday, February 13, 2009		Sheet 38 of 91




2'nd Source: TPA6017

SPEAKER CONNECTOR (2W)




GAIN0	GAIN1	Av (inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

2.0G-G71G-EMI





<Variant Name>

ASUS		Title : AUD_Woofers & Front	
		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date:	Friday, February 13, 2009	Sheet	39 of 91




<Variant Name>		
		Title : CB_R5C833
Engineer:		
Size Custom	Project Name	Rev 1.0
Date: Friday, February 13, 2009 Sheet 40 of 91		

SWITCH BUTTON




LED



For WireLess LED





for Cap. Lock



for Num Lock




For POWER LED




<Variant Name>


ASUS		Title : CB_R5C833	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Friday, February 13, 2009	Sheet	41	of 91



<Variant Name>


		Title : CB_4in1 CardReader	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date:	Friday, February 13, 2009	Sheet	42 of 91






LED PANEL LVDS Interface




R1.1 081113-2
R1.2 081202-1



CAMERA & MIC



ASUS		Title : CRT_LCD Panel	
ASUSTeK COMPUTER INC. NBI		Engineer: Vincent Chung	
Size	Project Name	Rev	
Custom	G71V	1.0	
Date: Friday, February 13, 2009	Sheet	45	of 91



D

1

C

C

B

E

A

A

<Variant Name>



Title :

Engineer:

Size

A

Project Name


Rev

1.0


Date: Friday, February 13, 2009

Sheet 49 of 91

Thermal Sensor




DC FAN Control







<Variant Name>

ASUS		Title : Thermal & Fan	
Engineer:		Rev	
Size	Project Name	Rev	
Custom		1.1	
Date: Friday, February 13, 2009	Sheet	50	of 91

ODD









<Variant Name>




Size	Project Name	Rev
Custom		1.0

Date: Friday, February 13, 2009 Sheet 53 of 91

USB Cardreader



SATA HDD



D

1

C

C

B

E

A

A

<Variant Name>



Title :

Engineer:




Size
A

Project Name

Rev
1.0

Date: Friday, February 13, 2009

Sheet 55 of 91



<Variant Name>

ASUS		Title : DSG_Discharge	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	G71G	1.0	
Date: Friday, February 13, 2009		Sheet	57 of 91



<Variant Name>

		Title :	
		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date: Friday, February 13, 2009		Sheet 58 of	91

D

C

B

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC. NB6

Engineer:


Size
A

Project Name

Rev
1.0

Date: Friday, February 13, 2009

Sheet 59 of 91




<Variant Name>

ASUS		Title :DC_DC & BAT Conn.	
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung	
Size	Project Name	Rev	
Custom	G71V	1.0	
Date: Friday, February 13, 2009		Sheet	60 of 91

<Variant Name>

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: John Hung	
Size	Project Name		Rev
Custom			1.0
Date: Friday, February 13, 2009		Sheet	62 of 91



<Variant Name>

		Title : FP_Fingerprint Conn.	
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung	
Size	Project Name		Rev
Custom	G71V		1.0
Date: Friday, February 13, 2009		Sheet	63 of 91

	5	4	3	2	1
D					
C					
B					
A					

<Variant Name>



Title : TUN_TV Tuner

ASUSTeK COMPUTER INC. NB1

Engineer: John Hung



Size	Project Name	Rev
Custom	N2Sv	1.0

Date: Friday, February 13, 2009Sheet 64 of 91


Hole-A









Hole-B






Hole-C











Hole-D



Hole-E




Hole-F




<Variant Name>

ASUS		Title :ME_Conn & Screw Holes	
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung	
Size	Project Name	Rev	
Custom	G71V	1.0	
Date: Friday, February 13, 2009		Sheet	65 of 91

Place Beside CPU




IN CPU page





<Variant Name>

		Title :	
		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date: Friday, February 13, 2009		Sheet	68 of 91












		Title : N10M-GE1_ROM	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
Custom	N10JG		1.0
Date: Friday, February 13, 2009	Sheet	74 of	91



54321

History1.0G:@1.1G power modify : \$1.2G: %1.1G EE modify :

200805201.2G

Page 521. ADD USB+5V gate Q5002

Page 562. ADD R5626,R5609

Page 43. DEL R0412

Page 544. ADD C5402,C5403 5p for SMBus in GPIO controller ; GPRN10 change to 10K ohm

Page 845. Controlle +5V with SUSC#_PWR

Page 826. Change +VCCP to 1.2V default for CPU O.C. ability improve


200807012.0G


Page 561. TP-LED v.s. TP-disable LED reverse

Page 452. Inverter CN pin 19 reserve 0 phm to GND ,never stuff for single-lamp inverter

Page 463. Battery in P/H change to +3VA

Page 804. CPU load-line modify to 2.1 mini-ohm (R8036 由 10.5K改成 9.31K 1%)






<Variant Name>

		Title :POWER_I/O_+VCCP	
ASUSTeK COMPUTER INC. NB		Engineer: Eason	
Size Custom	Project Name K50I		Rev 1.0
Date: Friday, February 13, 2009		Sheet 81	of 91





Total count: 6 pcs

BATTERY IN DETECT

<Variant Name>



ASUS®


Title :POWER_DETECT

ASUSTeK COMPUTER INC. NB

Engineer: *Eason*


Size	Project Name	Rev
Custom	K50I	1.0
Date: Friday, February 13, 2009		Sheet 86 of 91

SUSB#_PWR POWER



Total count: 19 pcs


SUSC#_PWR POWER



<Variant Name>

ASUS		Title : POWER_LOAD SWITCH	
ASUSTek COMPUTER INC. NB		Engineer: Eason	
Size B	Project Name K50I		Rev 1.0
Date: Friday, February 13, 2009		Sheet 87	of 91

POWER GOOD DETECTOR



Total count: 8 pcs

<Variant Name>

 **Title :POWER_PROTECT**

ASUSTeK COMPUTER INC. NB **Engineer: Eason**

Size
B

Project Name
K50I

Rev
1.0

Date: Friday, February 13, 2009Sheet 88 of 91

