

A3H CONTEXT

01_BLOCK DIAGRAM
02_REVISION LIST
03_DOYHAN CPU(1)
04_DOTHAN CPU(2)
05_THERMAL SENSOR,FAN
06_ALVISO GMCH(1)
07_ALVISO PCIE(2)
08_ALVISO DDR SLOT(3)
09_ALVISO POWER(4)
10_ALVISO GND(5)
11_GMCH STRAPPING/LVDS TRANS
12_ICH6M_SATA,LPC,IDE(1)
13_ICH6M_USB,PCI/E,PMIO(2)
14_ICH6M_PWR,GND(3)
15_CRT&TV OUT CONN
16_LVDS&INVERTER(CAMERA,WLAN)
17_DDR2_SODIMM_0
18_DDR2_SODIMM_1
19_DDR2_ADDRESS TERMINATION
20_CLOCK GEN ICS954213
21_IT8510E
22_FWH,SIO,SIR
23_AZALIA ALC880
24_AMPLIFIER 2 CHANNEL
25_MIC,LINE-IN JACK
26_MINI-PCI
27_LAN_RTL8100CL
28_RJ11/45,MDC,PRN
29_PCI CARDBUS R5C841
30_PCI PCMCIA SOCKET A
31_PCI IEEE1394A,3IN1 CON
32_HDD CONNECTOR
33_Q/SW,CD-ROM CONNECTOR
34_USB CONNECTOR
35_DJ BOARD/SW/TP
36_STARTUP CIRCUIT(1)
37_STARTUP CIRCUIT(2)
38_VCORE
39_SYSTEM(3V,5V)
40_2.5V,1.5V,1.8V,1.05V
41_VCCA,DDR2(0.9V)
42_PIC/BAT CONN/PWOK/THERM PT
43_CHARGE
44_BATLOW/SD#
45_LOAD SWITCH
46_POWER ON SEQUENCE
47_POWER FLOW CHART
48_SYSTEM RESOURCE
49_POWER FLOW DIAGRAM
50_HISTORY

The diagram illustrates the system architecture of the A3H. At the top is the **CPU DOTHAN** (PAGE 3,4). It connects to the **MCH-M Alvigo 910GML** (PAGE 6,7,8,9,10) via **FSB 533MHz**. The MCH-M connects to **DDR2 SO-DIMM** (PAGE 17,18,19) via **DDR2**. The MCH-M also connects to the **ICH6-M** (PAGE 12,13,14) via **DMI interface**. The ICH6-M connects to **LVDS** (PAGE 16), **CRT** (PAGE 15), and **TV OUT** (PAGE 15). It also connects to **Super I/O** (PAGE 22) via **LPC 33MHz** and **Azalia**. The Super I/O connects to **Parallel Port** (PAGE 28), **COM Port** (PAGE 28), **Port Bar** (PAGE 32), and **SIR** (PAGE 22). The ICH6-M connects to **ISA ROM** (PAGE 22), **AUDIO DJ KEY** (PAGE 35), and **INSTANT KEY** (PAGE 35). It also connects to **EC IT8510E** (PAGE 21) via **IDE**. The EC IT8510E connects to **Super I/O** and **AZALIA CODEC** (PAGE 23,24,25). The AZALIA CODEC connects to **MDC Header** (PAGE 27). The ICH6-M connects to **HDD** (PAGE 32), **CD ROM** (PAGE 33), **USB 2.0 X4** (PAGE 34), **Camera** (PAGE 16), and **Bluetooth** (PAGE 53). It also connects to **R5C841** (PAGE 29,30,31) via **PCI 33MHz**. The R5C841 connects to **PCMCIA** (PAGE 30), **1394** (PAGE 30,31), and **CARD READER** (PAGE 31). The ICH6-M connects to **MINI-PCI 802.11 a/b/g** (PAGE 26) and **10/100 LAN RTL8100CL** (PAGE 27,28). The ICH6-M also connects to **AUDIO DJ/SW/TP** (PAGE 35), **FAN + SENSOR** (PAGE 5), **CLOCK GEN ICS954213** (PAGE 20), **Startup Circuit** (PAGE 36,37), **Power On Sequence** (PAGE 46), **Power Flowchart** (PAGE 47,49), and **System Resource** (PAGE 48).


ASUS Title : **BLOCK DIAGRAM**
Engineer: **Howard Tu**
ASUSTek COMPUTER INC
Size Project Name
Custom **A3H** Rev 1.0
Date: Thursday, June 30, 2005 Sheet 1 of 54

A3H CONTEXT

01_BLOCK DIAGRAM
02_REVISION LIST
03_DOYHAN CPU(1)
04_DOTHAN CPU(2)
05_THERMAL SENSOR,FAN
06_ALVISO GMCH(1)
07_ALVISO PCIE(2)
08_ALVISO DDR SLOT(3)
09_ALVISO POWER(4)
10_ALVISO GND(5)
11_GMCH STRAPPING/LVDS TRANS
12_ICH6M_SATA,LPC,IDE(1)
13_ICH6M_USB,PCI/E,PMIO(2)
14_ICH6M_PWR,GND(3)
15_CRT&TV OUT CONN
16_LVDS&INVERTER(CAMERA,WLAN)
17_DDR2_SODIMM_0
18_DDR2_SODIMM_1
19_DDR2_ADDRESS TERMINATION
20_CLOCK GEN ICS954213
21_IT8510E
22_FWH,SIO,SIR
23_AZALIA ALC880
24_AMPLIFIER 2 CHANNEL
25_MIC,LINE-IN JACK
26_MINI-PCI
27_LAN_RTL8100CL
28_RJ11/45,MDC,PRN
29_PCI CARDBUS R5C841
30_PCI PCMCIA SOCKET A
31_PCI IEEE1394A,3IN1 CON
32_HDD CONNECTOR
33_Q/SW,CD-ROM CONNECTOR
34_USB CONNECTOR
35_DJ BOARD/SW/TP
36_STARTUP CIRCUIT(1)
37_STARTUP CIRCUIT(2)
38_VCORE
39_SYSTEM(3V,5V)
40_2.5V,1.5V,1.8V,1.05V
41_VCCA,DDR2(0.9V)
42_PIC/BAT CONN/PWOK/THERM PT
43_CHARGE
44_BATLOW/SD#
45_LOAD SWITCH
46_POWER ON SEQUENCE
47_POWER FLOW CHART
48_SYSTEM RESOURCE
49_POWER FLOW DIAGRAM
50_HISTORY

The diagram illustrates the system architecture of the A3H. At the top is the **CPU DOTHAN** (PAGE 3,4), which connects to the **MCH-M Alvigo 910GML** (PAGE 6,7,8,9,10) via **FSB 533MHz**. The MCH-M connects to the **ICH6-M** (PAGE 12,13,14) via a **DMI interface**. The ICH6-M is connected to various components: **LVDS** (PAGE 16), **CRT** (PAGE 15), and **TV OUT** (PAGE 15) for display; **Parallel Port** (PAGE 28), **COM Port** (PAGE 28), **Port Bar** (PAGE 32), and **SIR** (PAGE 22) for I/O; **ISA ROM** (PAGE 22), **AUDIO DJ KEY** (PAGE 35), and **INSTANT KEY** (PAGE 35) for control; **EC IT8510E** (PAGE 21) for power management; **Super I/O** (PAGE 22) for additional I/O; **IDE** (PAGE 32) for **HDD**; **CD ROM** (PAGE 33); **USB 2.0 X4** (PAGE 34); **Camera** (PAGE 16); and **Bluetooth** (PAGE 53). The ICH6-M also connects to **DDR2 SO-DIMM** (PAGE 17,18,19) via **DDR2**, **R5C841** (PAGE 29,30,31) via **PCI 33MHz**, **MINI-PCI 802.11 a/b/g** (PAGE 26), and **10/100 LAN RTL8100CL** (PAGE 27,28). On the right side, there are connections for **PCMCIA** (PAGE 30), **1394** (PAGE 30,31), **CARD READER** (PAGE 31), **AUDIO DJ/SW/TP** (PAGE 35), **FAN + SENSOR** (PAGE 5), **CLOCK GEN ICS954213** (PAGE 20), **Startup Circuit** (PAGE 36,37), **Power On Sequence** (PAGE 46), **Power Flowchart** (PAGE 47,49), and **System Resource** (PAGE 48). At the bottom, there is a table with the following information:

ASUS		Title : BLOCK DIAGRAM	
ASUSTek COMPUTER INC		Engineer: Howard Tu	
Size	Project Name	Rev	
Custom	A3H	1.0	
Date: Thursday, June 30, 2005	Sheet	1	of 54



REVISION LIST

POWER INTERFACE

SIGNALS	TYPE	POWER
PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
VRON	O	+3.3V
PM_DPRSPLVR	O	+3.3V
CPU_STP#	O	+3.3V
RST_BTN#	O	+3.3V
CLK_EN#	I	+3.3V
DELAY_VR_PWRGD	I	+3.3V
OTP_RESET#	I	+3.3V
SHUT_DOWN#	I	+3.3V
BAT_LEARN	I	+3.3V
BAT_LLOW#_OC	I	+3.3V
BAT_IN#_OC	I	+3.3V
CHG_EN#	I	+3.3V
CHG_FULL_OC	I	+3.3V
CHG_LED_UP	I	+3.3V
SMCLK_BAT1	IO	+3.3V
SMDATA_BAT1	IO	+3.3V
SUSB#	O	+3.3V
SUSC#	O	+3.3V
1.8V_PWRGD	I	+3.3V
1.5VS_PWRGD	I	+3.3V
VSUS_ON	O	+3.3V
ACIN_OC	I	+3.3V
ACIN#	I	AC_BAT_SYS
+3VA	PWR	+3.3V
+5VA	PWR	+5V
+5VLCM	PWR	+5VLCM
A/D_DOCK_IN	PWR	DC
AC_BAT_SYS	PWR	DC

POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	0.7 - 1.77V	27A
+VCCP	1.05 - 1.2V	3.95A
+VCC_GMCH	1.05V	4.12A
+0.9VS	1.25V	0.85A
+1.5VS	1.5V	4.33A
+1.5V	1.5V	300 mA
+1.5VSUS	1.5V	270 mA
+1.8V	1.8V	6.68A
+2.5VS	2.5V	0.3 A
+3VS	3.3V	1.732A
+3V	3.3V	1.515A
+3VSUS	3.3V	540 mA
+5VS	5V	4.1A
+5V	5V	0.5A
+5VSUS	5V	0.5A
+12V	12V	0.25A
+12VS	12V	0.25A

IMPEDENCE

Single-Ended

27.4 OHM WIDTH
TOP/BOT 18 mils

37.5 OHM WIDTH
TOP/BOT 11 mils
IN1/IN2 9.5 mils

42 OHM WIDTH
TOP/BOT 9 mils
IN1/IN2 7.5 mils

50 OHM WIDTH
TOP/BOT 6 mils
IN1/IN2 5 mils

55 OHM WIDTH
TOP/BOT 5.5 mils
IN1/IN2 4.5 mils

75 OHM WIDTH
TOP/BOT 4 mils
IN1/IN3 3.5 mils

Differential

70 OHM WIDTH/SPACE
TOP/BOT 9 mils/ 4 mils
IN1/IN2 7.5 mils/ 4 mils

85 OHM WIDTH/SPACE
TOP/BOT 5.5 mils/ 4 mils
IN1/IN2 4.5 mils/ 4 mils

90 OHM WIDTH/SPACE
TOP/BOT 5.5 mils/ 5 mils
IN1/IN2 4.5 mils/ 5 mils

100 OHM WIDTH/SPACE
TOP/BOT 6 mils/ 11 mils
IN1/IN2 5 mils/ 12 mils

110 OHM WIDTH/SPACE
TOP/BOT 5 mils/ 13 mils
IN1/IN2 4 mils/ 12 mils

PCI INTERFACE

PCI_REQ#

MINIPCI PCI_REQ#3
10/100 PCI_REQ#2
CB&1394 PCI_REQ#1

IDSEL

MINIPCI PCI_AD19
10/100 PCI_AD16
CB&1394 PCI_AD17

PCB STACK-UP

PCB THICKNESS: 1.6 mm

- L1 TOP
- L2 GND
- L3 IN1
- L4 IN2
- L5 GND
- L6 BOT

PAGE 38

SIGNAL	IN:	VR_VID[0..5] PM_DPRSPLVR STP_CPU# PM_PSI# CPU_VRON MCH_OK
	OUT:	DELAY_VR_PWRGD CLK_PWR_GD#
POWER	IN:	AC_BAT_SYS +5V0 +3V0
	OUT:	+VCORE

PAGE 39

SIGNAL	IN:	SUSC#_PWR VSUS_ON
POWER	IN:	AC_BAT_SYS
	OUT:	+12V0 +3V0 +5V0

PAGE 40

SIGNAL	IN:	SUSB#_PWR SUSC#_PWR CPU_VRON
POWER	IN:	AC_BAT_SYS +5V0
	OUT:	+1.8V +1.5VS +2.5VS +VCC_GMCH_CORE +5VALWAYS +3VALWAYS +VCCP

PAGE 41

SIGNAL	IN:	SUSB#_PWR
POWER	IN:	+3V +1.8V
	OUT:	+0.9VS



Title : REVISION LIST

ASUSTeK COMPUTER INC

Engineer: Howard Tu



Size
Custom

Project Name
A3H

Rev
1.0

Date: Thursday, June 30, 2005

Sheet 2 of 54





MOBILE DOTHAN VID TABLE

VID[5..0]	Voltage	VID[5..0]	Voltage
0 0 0 0 0 0	1.708V	1 0 0 0 0 0	1.196V
0 0 0 0 0 1	1.692V	1 0 0 0 0 1	1.180V
0 0 0 0 1 0	1.676V	1 0 0 0 1 0	1.164V
0 0 0 0 1 1	1.660V	1 0 0 0 1 1	1.148V
0 0 0 1 0 0	1.644V	1 0 0 1 0 0	1.132V
0 0 0 1 0 1	1.628V	1 0 0 1 0 1	1.116V
0 0 0 1 1 0	1.612V	1 0 0 1 1 0	1.100V
0 0 0 1 1 1	1.596V	1 0 0 1 1 1	1.084V
0 0 1 0 0 0	1.580V	1 0 1 0 0 0	1.068V
0 0 1 0 0 1	1.564V	1 0 1 0 0 1	1.052V
0 0 1 0 1 0	1.548V	1 0 1 0 1 0	1.036V
0 0 1 0 1 1	1.532V	1 0 1 0 1 1	1.020V
0 0 1 1 0 0	1.516V	1 0 1 1 0 0	1.004V
0 0 1 1 0 1	1.500V	1 0 1 1 0 1	0.988V
0 0 1 1 1 0	1.484V	1 0 1 1 1 0	0.972V
0 0 1 1 1 1	1.468V	1 0 1 1 1 1	0.956V
0 1 0 0 0 0	1.452V	1 1 0 0 0 0	0.940V
0 1 0 0 0 1	1.436V	1 1 0 0 0 1	0.924V
0 1 0 0 1 0	1.420V	1 1 0 0 1 0	0.908V
0 1 0 0 1 1	1.404V	1 1 0 0 1 1	0.892V
0 1 0 1 0 0	1.388V	1 1 0 1 0 0	0.876V
0 1 0 1 0 1	1.372V	1 1 0 1 0 1	0.860V
0 1 0 1 1 0	1.356V	1 1 0 1 1 0	0.844V
0 1 0 1 1 1	1.340V	1 1 0 1 1 1	0.828V
0 1 1 0 0 0	1.324V	1 1 1 0 0 0	0.812V
0 1 1 0 0 1	1.308V	1 1 1 0 0 1	0.796V
0 1 1 0 1 0	1.292V	1 1 1 0 1 0	0.780V
0 1 1 0 1 1	1.276V	1 1 1 0 1 1	0.764V
0 1 1 1 0 0	1.260V	1 1 1 1 0 0	0.748V
0 1 1 1 0 1	1.244V	1 1 1 1 0 1	0.732V
0 1 1 1 1 0	1.228V	1 1 1 1 1 0	0.716V
0 1 1 1 1 1	1.212V	1 1 1 1 1 1	0.700V

1.0V - 1.2V(+/- 5%)
S0-S1M: 2.5
A(CPU,MCH,ICH)

Dothan FSB533

	Min	Typ	Max
VCCP	0.997V	1.05V	1.102V
ICC		Typ	Max
			2.5A



Fan Speed Control

CPU FAN

KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

P/N change to 06-010112010 for cost down

U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.

Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS

Avoid BPSB,Power

CPU VCORE Decoupling Capacitor

Mid Frequency Decoupling (Place around Processor)


High Frequency Decoupling (Place underneath Processor) using 10uF/6.3V X5R

+VCORE Bulk Decoupling

Four 200 uF are located in IMVP4

Pin 13	Pin 14	SMB Addr
1	X	5C **
0	1	5A
0	0	58


ASUS		Title : THER-SENSOR,FAN	
ASUSTek COMPUTER INC		Engineer: Howard Tu	
Size	Project Name	Rev	
Custom	A3H	1.0	
Date: Thursday, June 30, 2005		Sheet	5 of 54



In OrCAD circuit,ALVISO PM P/N :02-010002600
But we have to use ALVISO GM P/N : 02-010002610 in BOM list



U36D
ALVISO_BGA1257


HOST




Dothan A : R282
NO STUFF











CFG[2:0] are HVCMOS (+2.5VS)
 CFG[17..3] have internal pullup resistors. /AGTL+(VCCP)/
 CFG[19..18] have internal pulldown resistors. /HVCMOS(+2.5VS)/
 SDVOCRTL_DATA has internal pulldown resistors.

SDVOCRTL_DATA :
 LOW = No SDVO device present (Default)

CFG5 : LOW = DMI X 2
 HIGH = DMI X 4 (Default)




CFG6 : LOW = DDR2 SDRAM
 HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
 HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER Saving

LOW = PCI-X POWER Saving
 HIGH (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
 HIGH = Dynamic ODT Enabled (Default)










CFG18 : VCC SELECT


LOW = 1.05V (Default)
 HIGH = 1.5V




CFG19 : VTT SELECT


LOW = 1.05V (Default)
 HIGH = 1.2V









Place 4X0.1uF Distribute near pin ICH6
Package edge




Place 0.1uFx1 near AG10
Place 0.1uFx1 near E26, E27
Place 0.1uFx2 near AG13, AG16
Place 0.1uFx2 near A2-A6, D1-H1



Place 0.1uF within 100mils of ICH near pin AG23




LAN3.3V/VCC3.3SUS








Place 0.1uFx1 near V7





+VCC_RTC




Place 0.1uFx2 near U7





ICH6_M





VCC1_5_4




Place 0.1uFx1 near AB18





Place 150uF, 3 X 0.1uF within 100mils of ICH near pin F27, P27, AB27





VCC1_5_A





Place within
100mils of ICH
near pin AG5









PLACE ESD Diodes near VGA port

DDC_DAT 5V
DDC_CLK 5V



Note: CRT_Red, CRT Green, CRT Blue are ground reference.




PLACE ESD Diodes near TV port

Rev. 1.1
SMT issue
Change type from:
P/N 12-10110015L to
P/N 12-101102154


LCD Backlight Control

LCD LVDS Interface



LCD Power



Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"



INVERTER Interface




BIOS
ADJ_BL: KBC
output D/A
signal (adjust
voltage level)
to adjust Back
light.

BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.


700Vrms@5 mArms
(Min. 3 mArms)6 mArms(Max. 6.5 mArms)

A3H/A3A don't use
USB PORT 5 for WLAN


For crosstalk




Change to PN:12-02512200B





Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0





Layout Note: Place these High-Freq decoupling Caps near the GMCH




For crosstalk




Change to PN:12-02512200A





Layout Note: Place these Caps near SO DIMM 1








Layout Note: Place these Caps near SO DIMM 1




SO-DIMM 1 is placed father from the GMCH than SO-DIMM 0





Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS






Super I/O




PLCC32 Socket
PN:12-043000321


SST-PLCC32 4Mbits Flash ROM
PN:05-001004100(+3.3V)



Keep From Leakage Current



W=20mil



Title : FWH / SIO / SIR

ASUSTeK COMPUTER INC.

Engineer: *Howard Tu*


Size	Project Name
------	--------------

A3H








Rev	1.0
-----	-----

Date: Thursday, June 30, 2005


Sheet 22 of 54




INTMIC_A:GND_AUDIO : W/P/X = 12/5/15mils





COM PORT






PRINT PORT













- 1.CLOSE TO R5C841.
- 2.The area is as compact as possible,length < 10 mm
- 3.TPA Pair and TPB pair mismatch < 2.5mm
- 4.No via recommend , maxmium is one.
- 5.Total length < 50 mm
- 6.Differential impedance is 110+/- 6 ohm
- 7.TPA Pair trace or TPB pair trace mismatch < 1.25mm








EC Hardware Strap

Hardware Strap Pin		
BADDR0/FA2	BADDR1/FA3	PORT
0	0	2E/2F
0	1	SWCBAHR/SWCBALR
1	0	4E/4F
1	1	RESERVED
FA4	0	FLASH TRI-STATE DISABLE
1	1	FLASH TRI-STATE ENABLE
FA5	0	SHARE HOST BIOS MEMORY DISABLE
1	1	SHARE HOST BIOS MEMORY ENABLE











HD_CSEL : Pull-Down, HDD as Master




For EMI test (place on TOP layer)

0119

stitching cap.




Holes for ALVISO have to mount



ASUS		Title : CDROM	
ASUSTek COMPUTER INC		Engineer: Howard Tu	
Size	Project Name	Rev	
Custom	A3H	1.0	
Date: Thursday, June 30, 2005		Sheet	33 of 54

USB




Power4 Gear




E-Mail

Internet

Touchpad Disable

Power Switch










74HC74 TRUTH TABLE

PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'

(Hold-Time)



System Power Sequence
+VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/L5VSUS
RSMRST# -> SUSC# -> SUSB# -> VCCLAN -> LANPWROK
-> V5REF -> PWROK -> GMCH -> VCCP -> VCORE
SUSSTAT# -> PCIRST#
CPU : +VCORE, +VCCP, +1.05VS
NB : +1.05VS, +1.5VS, +2.5V, +VCCP
SB : +1.5VSUS, +3.3VSUS, +VCCP, +1.5VS, +3.3VS
DDR : +1.8V, +0.9VS
M24 : +3.3VS, +2.5VS, +1.5VS, +1.8VS, AC_BAT_SYS








For Duthon ,CPU_BSEL0 = LOW ,FSB=533MHZ ,VCCA0=1.5V ,VCCA123=0V
For celeron ,CPU_BSEL0 = HIGH ,FSB=400MHZ ,VCCA0=1.8V ,VCCA123=1.8V


SIGNAL IN: SUSB#_PWR
CPU_VRON

POWER IN: +3VALWAYS
+3V
+1.8V
+VCC_GMCH_CORE




OUT: +0.9VS
+1.5VSUS
+VCCP
















BATTERY SHUT_DOWN







Ref: 1.24V
ON: EN>2V (A/D_DOCK_IN:17V)
OFF: EN<0.6V(A/D_DOCK_IN:5.1V)










PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD16	2	E
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D
MINIPCI (802.11a/b/g)	AD19	3	G,H

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

0221

ICH6-M GPIO	A5V	Note	Volt
GPI 0			+3VS
GPI 1			+3VS
GPI 2			+3VS
GPI 3			+3VS
GPI 4			+3VS
GPI 5			
GPI 7			+3VS
GPI 8	EXTSM1#		+3VSUS
GPI 11	LID_ICH#		+3VSUS
GPI 12	KB_SCI#		+3VSUS
GPI 13	SIO_SMI#		+3VSUS
GPI 14			+3VSUS
GPI 15			+3VSUS
GPO 16			
GPO 17			
GPO 19	PWRLED_1HZ		+3VS
GPO 21	BACK_OFF#		+3VS
GPO 23	FWH_WP#		+3VS
GPO 24	802_LED_EN#		+3VSUS
GPI 26	SATA_DET#0	Unused pull-up to Vcc3_3	+3VS
GPI 27			+3VSUS
GPI 28			+3VSUS
GPI 29	PCB_ID2	Default : 0	+3VS
GPI 30	PCB_ID0	Default : 0	+3VS
GPI 31	PCB_ID1	Default : 0	+3VS
GPI 33	CPUFAN_SPD_A		+3VS
GPO 34	WLAN_ON#		+3VS
GPI 40	PANEL_ID0		+3VS
GPI 41	PANEL_ID1		+3VS
GPO 48			
GPO 49			
GPIO 25	CB_SD#	Diode	+3V

KBC GPIO	A5V	Note
P23(Pin 35)	CHG_FULL_OC	
P22(Pin 36)	BAT_LEARN	
P21(Pin 37)	KBC_P21	
P20(Pin 38)	KBCRSM	
P42(Pin 23)	WATCHDOG	
P43(Pin 22)	OP_SD#	POSTCode前拉Low,ACPI前拉High,ACPI後放掉
P44(Pin 21)	KB_CPURST	
P45(Pin 20)	KB_GATEA20	
P46(Pin 19)	KBCSCI	
P47(Pin 18)	PM_CLKRUN#	
P50(Pin 17)	BAT_LLOW#_OC	
P51(Pin 16)	KID1	
P52(Pin 15)	KID2	
P53(Pin 14)	CLR_DJ#	
P54(Pin 13)	BAT_SEL#	
P55(Pin 12)	BAT1_IN#_OC	
P56(Pin 11)	FAN_DA1	
P57(Pin 10)	ADJ_BL	
P67(Pin 74)	DJ_LED#	
P66(Pin 75)	SWDJ_EN#	
P65(Pin 76)	GAIN_AMP_K#	0->-6 V/V 1->NORMAL
P64(Pin 77)	ACIN_OC	
P63(Pin 78)	DISTP#	
P62(Pin 79)	MARATHON#	
P61(Pin 80)	INTERNET#	
P60(Pin 1)	EMAIL#	
P75(Pin 4)	KB_CLK	
P74(Pin 5)	MS_CLK	
P73(Pin 6)	TPAD_CLK	
P72(Pin 7)	KB_DAT	
P71(Pin 8)	MS_DAT	
P70(Pin 9)	TPAD_DAT	
P77(Pin 2)	SMC_BAT	
P76(Pin 3)	SMD_BAT	
P27(Pin 31)	SCROLL_LED#	
P26(Pin 32)	NUM_LED#	
P25(Pin 33)	CAP_LED#	
P24(Pin 34)	SET_PLTRSTNS#	
P40(Pin 27)	EXT_SMI	
P41(Pin 26)	EMAIL_LED#	






Rev.	Data	Description
1.0	04' 10/22	Initial release
1.1	04' 11/08	R193 not insert L63 not insert and mount L64 Q67 & Q69 not insert Modify CON4 pin assignment Mount R230 100K Ohm P/N 10-004401040 R94 & R95 not insert Modify Q71, Q77 & Q101 pin 5 & 6 signals C421 & C423 change value from 47pF to 27 pF P/N 11-034027042 C117 & C120 change value from 18pF to 24 pF P/N 11-033024000 R318 change value from 14.3 K to 20 K P/N 10-003412030
	04' 12/02	R141 not insert Delete R160 and add D72 and D73 (all not insert) R252 not insert and mount R247 Delete D33 and add D71 Net name "IDE_PDASP#2" change to "IDE_PDASP#" R504 change value from 100 K to 10 K P/N 10-003401030 Mount R412 Delete R166, Q32 and D20
	04' 12/06	Add R653 0 Ohm between U36-AD30 and "ICH6_PWROK" R47 & R53 not insert Mount R387 & R391 R41-1 change signal from "+3VS" to "+5VSUS" C192 change value from 0.1 uF to 0.22 uF P/N 11-033122400 R311 not insert and mount R310 CON5-18 change signal from "+5V" to "+5VSUS" Modify POWER & Audio DJ LED Circuit: Delete Q56 Add U52, Q125, Q126, Q128, D69, D70, D74, C645 & C646 Add R647, R648, R649, R650, R651, R652, R654 & R655 Delete Q32 & R166 and Q31-5 chang signal to "SUSC_PWR" Delete D20 D53-1 change signal from "PM_PWRBTN" to "PWR_SW_EN" Q108 not insert Modify Start-Up Circuit: Add D67, Q124, Q127, R644, R645 & C644 Add D68 & R646 but not insert R341 change value from 11 K to 1 K P/N 10-003411020 C341 change value from 0.47 uF to 0.047 uF P/N 11-033147320 Modify CPU_VCCA0 & CPU_VCCA123 Select Circuit: Add Q122, Q123, R642, R643 & R657 Q24-2 & Q24-5 change signal from "CPU_BSEL0" to "VCCA_SEL" R394 & R399 change value from 0 Ohm to 1K Ohm P/N 09-013103013
	04' 12/07	Add R656 & Q129 and U1 & U7 pin4 connect with "USB_EN#"
	04' 12/09	Delete D22 & signal "CODEC_SD#" connect with R135-2 Delete R136 & move C183 to conect with U13-5
	04' 12/13	Move R124 to conect with U13-5 & "DELAY_VR_PWRGD" Change value to 390K Ohm P/N 10-003403940 C183 change value to 0.22 uF P/N 11-033122400 CE27 & CE28 change package type to P/N 11-176247651 CE1 & CE22 change package type to P/N 11-17D210751 CN6 change package type to P/N 12-101100251

Rev.	Data	Description
1.1	04' 12/13	CON9 change package type to P/N 12-101102154 Mount R120 0 Ohm P/N 10-003400000 Mount L50 0 Ohm P/N 10-003400000 Mount C250 0.1uF P/N 11-034310410
	04' 12/15	R517 change value from 1K Ohm to 1M Ohm P/N 10-003401050 C499 change value from 0.1uF to 0.22uF P/N 11-033122400
1.2	04' 12/24	BAT holder P/N: 12-201110121, not temp_5182_rw50
	04' 12/27	RN8 ,RN9 ,RN10 ,RN11 ,RN14 P/N Change to 10-064805600 from 10-805600NV
	04' 12/27	MDC P/N changes to 12-270101201,not temp_5182_rw49
	05' 01/02	Add a diode D? to fix leakage current for power switch's LED (LED1)
	05' 01/02	1) Modify the pin3 schematic of U52A (flipflop) 2) Add a resistance R? and a 2N7002 Q?
	05' 01/02	1) Modify the pin11 schematic of U16B (flipflop) 2) Add a resistance R? and a UM6K1N Q127B
	05' 01/03	ICH6 GPI(GPIO)41 pull high to +3VS with 8.2K ohm R? (P/N:10-004408220)
	05' 01/03	LID_KBC# signal pull high to +3V,not +3VSUS
	05' 01/03	LED[2..5] pull high to +5VS and change P/N to 07-015700246 as same as M7V
	05' 01/03	Delete repeating limit resistance R269 100ohm
	05' 01/05	R139 no mount and R109 value change to 1Mohm and P/N is 10-003401050
	05' 01/05	R73,R75,R76,R77 change to 330ohm and P/N is 10-003413310
	05' 01/05	H17,H18,H23,H24,H25 have to mount


Rev.	Data	Description
1.0	04' 10/22	Initial release
Rev1.2	05' 01/05	Add D? to connect RUN_3V0,RUN_5V0 to SHUT_DOWN#
	05' 01/05	TPS5130 pin10.11 are with R344.R345 to connect to AC_BAT_SYS signal
	05' 01/05	R667.1 connect to +5VCH6 R671 no mount C? 0.1UF no mount and add a R?47Kohm D83 no mount and add R? 0ohm R666 no mount R677 value change to 110Kohm R678 value change to 23.2Kohm R698 value change to 49.9Kohm R700 value change to 150Kohm Q137change to IRLML2402, add a R? 9.76Kohm, and R672.1 connect to AC_BAT_SYS U53.29 pull ground Add C? and C? 10UF Delete Q131 to change to D? U32.3 connect to A/D_VIN Change adapter in circuit
	05' 06/22	

PORT BAR III




LAN Switch

Place near LAN chip!




CRT Switch

Place near Alviso !



Bluetooth



For Intel Wireless
CoExistence System

