




A6F Block Diagram




YUNAH FSB667			
LFM	TYP	HFM	
VCC	1.14V	1.2V	1.356V
C4	C3	C0	
ICC	0.9A	7.59A	27A




YUNAH FSB667			
Min	TYP	Max	
VCCP	0.997V	1.05V	1.102V
Min	TYP	Max	
ICCP			2.5A



Layout Note:
VCCS/VSSS lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of Zo=27.4 Ohm.
The VCCS/VSSS should be length matched to within 25 mils.
These resistors should be placed within 2 inch of the CPU.



+VCCORE




Fan Speed Control


KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.



CPU FAN




When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.


Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS


Avoid BPSB,Power




Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H



Layout Note:
Place termination close to source IC




PREQ#1
0=PCIE# 6/0 Not Controlled
1=PCIE# 6/0 Controlled

PREQ#2
0=PCIE# 8/1 Not Controlled
1=PCIE# 8/1 Controlled

PREQ#3
0=PCIE# 4/2 Not Controlled
1=PCIE# 4/2 Controlled

PREQ#4
0=PCIE# 7/5/3 Not Controlled
1=PCIE# 7/5/3 Controlled



SELPCIE0_LCD#:
0-->pin17, pin18=LCDCLK(96MHz) or 27M/27M_SS

Realtek:Mount R519,Remove R550 R534


SELLCD_27#PCICLK_F1:
1-->pin17, pin18=LCDCLK(96MHz)

PCICLK2/REQ_SEL:
1-->pin40, pin41=PREQ1#, PREQ2#

ITP_EN/PCICLK_F0:
1-->CPU_ITP pair

Internal Pull-Up Resistor




Internal Pull-Down Resistor





5 CLK_MCH_BCLK
5 CLK_MCH_BCLK#


<500 mil (55 Ohm)
T/B trace 5.5 ,
Space 25


Layout Note:
0.1uF should be placed 100mils or
less from GMCH pin.




Signal voltage level =
0.3125*VCCP
Trace should be 10 mil wide
with 20 mil spacing












CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)



CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)




CFG19 : DMI LANE REVERSAL
LOW = NORMAL
 HIGH = LANES REVERSED



CFG11 : Reserved but need to be pull low


CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.

CFG All are sampled with respect to the leading edge of the GMCH PWR0K		
2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




LCD Panel Power

3~3.6V
Full Active: 410 mA(Max. 500 mA)
3~3.6V
S0-S1 M: 410 mA(Max. 500 mA)



LCD LVDS Interface




LCD Backlight Control

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight

EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight


*Inverter Board
built in 14.1W
LCD Panel*



INVERTER Interface

700V rms@5 mA rms
(Min. 3 mA rms)6 mA rms(Max. 6.5 mA rms)





*USB4
For
CMOS
Camera*






TV OUT

12G14101107D




checklist suggests
150ohm/100MHz &
6pF



PLACE ESD Diodes near TV port




PLACE ESD Diodes near VGA port




CRT OUT

checklist suggests 47ohm/100MHz












8 M_B_DQ[0..63] 
8,16 M_B_A[0..13] 

M_VREF_DIMM1  M_VREF_DIMM1 7,15,16
+1.8V  +1.8V 7,10,15,36,53
+3VS  +3VS 4,5,7,9,11,12,13,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61










Green Part Number:12G025122006





Layout note:
Place one cap close to every 2 pull-up resistors terminated to +0.9VS





DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.





24 ± 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ± 5% pull-up resistor has to be within 2" from the series resistor

ACZ_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO48	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 /DPRSTP#	RSMRST# rising	should not be pulled high	PD
GPIO25		should not be pulled low	PU
INTRVREN	ALWAYS	high: Enable integrated VccSusi_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need
REQ[4:1]#	PWROK rising		PU
SATALED#		should not be pulled low	Conditional
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU

PCI Device


Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A
Mini-PCI	AD19	REQ3#/GNT3#	E, F




USB Devices

- Port 0 Conn. 0
- Port 1 Conn. 1
- Port 2 Conn. 2
- Port 3 Conn. 3
- Port 4 CMOS Camera
- Port 5 Bluetooth
- Port 6 NC
- Port 7 Mini Card

Layout Note:
Pull-ups must be placed within 500
mils from Intel 82801GBM pins






AUDIO OUT AMP

$$F(\text{highpass}) = 1/(2 * 3.14 * R * C)$$

R=32 Ohm for Headphone, so C=68uF
But in order to reduce component type, use 100uF/6.3V(11-041210721), but 100uF is too big for A3N, so change to 47uF.



06/01

INTMIC_A:GND_AUDIO

: W/P/X = 12/5/15mils

MIC JACK


to pre AMP

LINE IN JACK


HEADPHONE & S/PDIF

SPEAKER CONN.

A6VM SPDIF 021406




JACK_IN#	OPTIC_HP	SPDIF
L	H	SPDIF
L	L	LINE OUT
H	H	NO CONNECT






ISA ROM

SST-PLCC32 4Mbits Flash ROM
PN:05-001004100(+3.3V)

PLCC32 Socket PN:
12G04300032F




MINI PCIE X CONNECTOR




**+3V : 1000 mA(peak)
+1.5V: 500mA(peak)
+3VSUS: 330mA(peak)**

**Check O/D output
or push pull**



BLUETOOTH CONNECTOR





BT Connector 021406

**Signal direction-
CLK: BT -> WLAN;
DATA: WLAN -> BT**

**BT_ON 3.3V at
GPIO38**




**BT Module has no leakage, so
discard PMOS block circuits**





EC Hardware Strap


*Strap value sampled after
VSTBY power up reset*



SHBM

No pull up: Disable shared memory with host BIOS

Ext 10K up: Enable shared memory with host BIOS




PPEN

No pull up: Normal


Ext 10K up: KBS interface pins are switched to parallel port interface for in-system programming.


EC ADC


Battery




Adaptor













1. Close to R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend, maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm



Layout: SHIELD GND






Layout Note:
Place close to card reader socket



LAN PORT


12G17100002E





MODULAR JACK/12P

12G142111120

12-142313122




LAN PORT




Change 1228

MDC Conn




12G161200120





12.26

swap1229


ASUS		Title : RJ11/45 & MDC	
ASUSTek COMPUTER INC		Engineer: Jack Wang	
Size	Project Name	Rev	
A3	A6F	1.0	
Date: Monday, March 06, 2006		Sheet	34 of 63





11/29






Jack 12/12



























DC Power Jack



*Isolate card bus control and slot signal
when debug card plug in*

PCMCIA DEBUG PORT





R1.1

- 11/14
1. Change resistor number from R1 to R1401

2. Change R1704 value from 10K to 330K

3. Add U2202 C D E F

4. Change C2511 value from 0.1uF to 0.047uF(11G232147316360)

5. Change C2510, C2514 and C2515 value from 0.1uF to 0.33uF(11G232333436030)
- 11/29
1. Remove R409

2. USB port (J3500) power control on shutdown of AC mode

3. Change U2202 power source form "+3VS" to "+3V" to solve pop noise

4. Add D2202 1N 4148W P/N 07G001001612 to solve pop noise when power off

5. Remove R2201 and mount R2203 to change Gain Setting
- 12/1
1. Change component D2103 DAP202K to 1N4148W P/N 07G001001612




2. Add Components 10K Ohm & 1N4148W P/N 07G001001612 and connect U2100 pin 30

3. Change J1500,U900,U2502,U3400,H4225,H4226,H4228,H4229,H4230,H4223,H4231,Q4400 to green part
- 12/2
1. Change Thermal Sensor to S0-8 MAX6657






2. USB4-->Camera, USB6-->PB
- 12/5
- 1.Change material CE1200, F3500, F3501, F3502

2. Add EC new function-->THRO_CPU

3. Change X3100, C3118, C3119 J3401 part number
- 12/7
- 1.Change J2500 footprint
- 12/9
- 1.Change R1202 value




PRINT PORT



A3F --> A6F Change List

- 1. Page 35, USB Power change Ploy fuse to TPS2024
- 2. Page 44, delete Dockig add Printer Port
- 3. Page 22, add SPDIF on/off circuit
- 4. Page 14,15 2 DDR2 Socket --> single double side DDR2 socket
- 5. change connector part reference .
- 6. change CON23, CON24, CON21, CON13, CON14, CON9 Part Number.
- 7. change Q2211A,Q2211B part number
- 8. change bat1 part number .
- 9. page 33 , change L_RDP and L_RDN net name to connect correctly.
- 10. Remove the LED 3700.
- 11. Remove C2512, C2513.
- 12. Change all hole to A6.
- 13. ChangeX1700 X2800 Partnumber for height reason.
- 14. Change R2811,R2819 to RN2805C/D.
- 15. Change PCMCIA footprint.
- 15. Remove c3804 c3807 c2600 c2613 c2614 for space.
- 16. Remove CE300,CE302 for power side has Add.
- 17. Remove Hole for VGA(South Bridge)
- 18. Add Chock on LAN connector.
- 19. change the R,C sequence at the connector of MDC and BAT.
- 20. change the LAN to 1000M LAN.Add PME to SouthBridge(Ref.A7T)

		Title : Change List	
ASUSTeK COMPUTER INC		Engineer: Jack Wang	
Size A	Project Name A6F		Rev 1.0
Date: Monday, March 06, 2006		Sheet	45 of 63



Power On Sequence

1

→


14


PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARD READER	AD17	1	D
CARDBUS	AD17	1	B
1394	AD17	1	C
MINIPCI (802.11a/b/g)	AD19	3	E,F


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)


ICH7-M GPIO	A3F	Note	Volt
GPIO08	EXTSMI#		+3VSUS
GPIO09	SATA_DET#0		+3VSUS
GPIO12	KBCSCI#		+3VSUS
GPIO13	SIO_SMI#		+3VSUS
GPIO14	PWRLED_1Hz		+3VSUS
GPIO15	802_LED_EN#		+3VSUS
GPIO25	CB_SD#		+3VSUS
GPIO27	WLAN_ON#		+3VSUS
GPIO28	BT_ON		+3VSUS
GPIO36	BT_LED_EN#		+3VS
GPIO37	PCB_ID0		+3VS
GPIO38	PCB_ID1		+3VS
GPIO39	PCB_ID2		+3VS














+3VAO

TPC28T T5406

TPC28T T5407

JP5400

1MM_OPEN_5MIL

+3VA

Vref = 1.23V

TPC28T T5400

U5401

ADJ GND4

IN GND3

OUT GND2

EN GND1

MIC5236YM

AC_BAT_SYS

C5405 10uF/25V

R5404 16.9KOhm

R5405 10KOhm

C5404 10uF/6.3V

+3VAO

IOUT = 40 ~ 60mA

+2.5VS

TPC28T T5401

TPC28T T5403

TPC28T T5404

TPC28T T5408

JP5401

JP5402

1MM_OPEN_5MIL

1MM_OPEN_5MIL

10uF/10V

C5401

CE5400 10uF/6.3V

U5400

VIN

VFB

VOUT0

VOUT1

PGND

AGND

VCCA

REFEN

CM8562GISTR

R5401 9.76KOhm

R5402 100KOhm

R5403 10.2KOhm

C5402 10uF/10V

R5406 10.2KOhm

C5403 0.01uF/25V

Q5400A

UM6K1N

Q5400B

UM6K1N


R5413 82.5KOhm

C5400 0.1uF/50V



SUSB#_PWR 51.52.53.61.63

+5VO


+3VA



POWER PATH & BAT_LEARN




Power Limit




Ilimit=3.31A
Plimit=62.8W


BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF



BATTERY A/D_SD# (OVP)





POWER GOOD DETECTOR






TPC28T	T6003	VRM_PWRGD
TPC28T	T6004	DDR_PWRGD
TPC28T	T6005	3V_5V_PWRGD
TPC28T	T6006	1.05V_1.5V_PWRGD

SUSC#_PWR POWER



SUSB#_PWR POWER







FOR POWER TEST

