



Columbia/Tangiz Block Diagram

Project code: 91.4T301.001
 PCB P/N : 48.4T301.0SA
 REVISION : 06236-SA



SYSTEM DC/DC MAX8744 38	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(7A)
SYSTEM DC/DC Max8717 39	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9.5A) 1D8V_S3(8.5A)
TPS51100 41	
1D8V_S3	DDR_VREF_S0(1.5A) DDR_VREF_S3
APL5915 41	
1D8V_S3	1D25V_S0(2A)
APL531230	
3D3V_S0	2D5V_S0(300mA)
APW5912 40	
3D3V_S5	1D5V_S3(7.5A)
ISL CHARGER ISL6255 41	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
CPU DC/DC MAX8770 35,36	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 47A

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **Columbia/Tangiz** Rev: -1

Date: Monday, February 26, 2007 Sheet 1 of 45

ICH8M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

ICH8M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH [3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

Crestline Strapping Signals and Configuration

Crestline EDS 20954 1.0 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE X1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1 = SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWROK in signal.

History

ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

USB Table

USB	
Pair	Device
0	USB1
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1

PCI Routing

page 17


	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0

PCIE Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Title	Document Number		Rev
Size A3	Columbia/Tangiz		-1
Date: Monday, February 26, 2007	Sheet 2	of	45



UMA:71.09502.A0W=>56pin
 G72:71.09365.00W=>64pin
 U14上56pin時
 RN22,23,24,26,31,32,33,34改成66.33036.04L

ICS9LPR502HGLFT-GP setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#A enabled. Byte 5, bit 6 controls whether CR#A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#A controls SRC0 pair (default), 1 = CR#A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#B enabled. Byte 5, bit 6 controls whether CR#B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#B controls SRC1 pair (default) 1 = CR#B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI4/SRC5_EN	0 = Pin29 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pins29,30 as SRC-5 differential pair.
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

RTM875T-605 setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#A enabled. Byte 5, bit 6 controls whether CR#A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#A controls SRC0 pair (default), 1 = CR#A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#B enabled. Byte 5, bit 6 controls whether CR#B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#B controls SRC1 pair (default) 1 = CR#B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3/SRC-5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock Generator**

Size: Document Number **Columbia/Tangiz** Rev SA

Date: Monday, February 26, 2007 Sheet 3 of 45


6 H_A#(35..3) <<<>> H_A#(35..3)

H_DINV#[3..0] <<>> H_DINV#[3..0] 6
H_DSTBN#[3..0] <<>> H_DSTBN#[3..0] 6
H_DSTBP#[3..0] <<>> H_DSTBP#[3..0] 6
H_D#(63..0) <<>> H_D#[63..0] 6





Place testpoint on H_IERR# with a GND 0.1" away

Layout Note: "CPU_GTLREF0" 0.5" max length.



Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"



Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

BGA479-SKT6-GPU3
62.10079.001

BGA479-SKT6-GPU3


UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**

Size: Document Number Rev -1

Date: Monday, February 26, 2007 Sheet 4 of 45




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (2 of 2)		
Size	Document Number	Rev
Columbia/Tangiz		-1
Date: Monday, February 26, 2007	Sheet 5 of 45	

H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil (MAX)





H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")


H_REF Decoupling Crestline close Crestline 100 mil



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (1 of 6)	
Size	Document Number	Rev	-1
Date	Monday, February 26, 2007	Sheet	6 of 45






DDR SYSTEM MEMORY A

CRESTLINE-GP-U



Place Test PAD Near to Chip as could as possible



DDR SYSTEM MEMORY B



CRESTLINE-GP-U





Place Test PAD Near to Chip as could as possible

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
GMCH (3 of 6)		
Size	Document Number	Rev
Columbia/Tangiz		-1
Date: Monday, February 26, 2007	Sheet 8 of 45	



VCC_NCTF + VCC=1573mA








POWER



VCC_AXG_NCTF + VCC_AXG=7700mA






FOR VCC CORE AND VCC NCTF





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	GMCH (4 of 6)		Rev	-1
Size	Document Number			
Date	Monday, February 26, 2007	Sheet	9 of	45






 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
GMCH (6 of 6)	
Title	
Size	Document Number
Date	Monday, February 26, 2007
Rev	-1
Sheet	11 of 45




NORMAL TYPE

DDR2-200P-22-GP-U1
62.10017.A61
High 9.2mm




Place near DM2




NORMAL TYPE

SKT-SODIMM200U3GP
62.10017.661
High 5.2mm



Place near DM1



Place near DM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR2 Socket**

Size: Document Number: **Columbia/Tangiz** Rev: -1

Date: Monday, February 26, 2007 Sheet 12 of 45

PARALLEL TERMINATION

DDR_VREF_S0






Put decap near power(0.9V) and pull-up resistor



M_A A[14..0] <<< M_A A[14..0] 8,12
M_B A[14..0] <<< M_B A[14..0] 8,12

Decoupling Capacitor









Put decap near power(0.9V) and pull-up resistor



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR2 Termination Resistor			
Size	Document Number		Rev
	Columbia/Tangiz		-1
Date:	Monday, February 26, 2007	Sheet	13 of 45



LCD/INVERTER CONN



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

File: **LCD CONN & LED**

Size: Document Number

Date: Monday, February 26, 2007

Sheet 14 of 45


Rev -1

Columbia/Tangiz


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector



Ferrite bead impedance: 10 ohm@100MHz





Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift





TV CONN





緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CRT/TV Connector	
Size: _____	Document Number: _____
Columbia/Tangiz	
Date: Monday, February 26, 2007	Sheet 15 of 45


RTC circuitry



GLAN_COMP place within 500 mil of ICH8M



Place within 500 mils of ICH8 ball
Change to 24.9 1% ohm when use SATA HD



integrated VccSus1_05,VccSus1_5,VccCLL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCLL1_05		
LAN100_SLP	High=Enable	Low=Disable

Layout Note: R133 needs to be placed within 2" of ICH7, R334 must be placed within 2" of R169 w/o stub.





UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH8-M (1 of 4)**

Size: Document Number: Columbia/Tangiz Rev: -1

Date: Monday, February 26, 2007 Sheet 16 of 45





LAN

MINICARD


NEW CARD

Layout Note:
PCI AC coupling caps need to be within 250 mils of the driver.



No Reboot Strap

SPKR LOW = Default
High = No Reboot



PlanarID

(1, 0)

SA: 0, 0

SB: 0, 1

SC: 1, 0

-1: 1, 1

USB







Pair	Device
0	USB1
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1

BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC (Default)

A16 swap override strap

Low = A16 swap override enable
high = default




UMA

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ICH8-M (2 of 4)

File	Document Number	Rev
		-1

Date: Monday, February 26, 2007 Sheet 17 of 45



*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

Layout Note:
Place near ICH8

Layout Note:
PCI decoupling


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
ICH8-M (3 of 4)		
Size	Document Number	Rev
Columbia/Tangiz		-1
Date: Monday, February 26, 2007	Sheet 18 of 45	

U12F 6 OF 6

A23	VSS	K7
A5	VSS	L1
AA2	VSS	L13
AA7	VSS	L15
A25	VSS	L26
AB1	VSS	L27
AB24	VSS	L4
AC11	VSS	L5
AC14	VSS	M12
AC25	VSS	M13
AC26	VSS	M14
AC27	VSS	M15
AD17	VSS	M16
AD20	VSS	M17
AD28	VSS	M23
AD29	VSS	M28
AD3	VSS	M29
AD4	VSS	M3
AD6	VSS	N1
AE1	VSS	N11
AE12	VSS	N12
AE2	VSS	N13
AE22	VSS	N14
AD1	VSS	N15
AE25	VSS	N16
AE5	VSS	N17
AE6	VSS	N18
AE9	VSS	N26
AF14	VSS	N27
AF16	VSS	N4
AF18	VSS	N5
AF3	VSS	N6
AF4	VSS	P12
AG5	VSS	P13
AG6	VSS	P14
AH10	VSS	P15
AH13	VSS	P16
AH16	VSS	P17
AH19	VSS	P23
AH2	VSS	P28
AE28	VSS	P29
AH22	VSS	R11
AH24	VSS	R12
AH26	VSS	R13
AH3	VSS	R14
AH4	VSS	R15
AH8	VSS	R16
AJ5	VSS	R17
B11	VSS	R18
B14	VSS	R28
B17	VSS	R4
B2	VSS	T12
B20	VSS	T13
B22	VSS	T14
B3	VSS	T15
C24	VSS	T16
C26	VSS	T17
C27	VSS	T2
C6	VSS	U12
D12	VSS	U13
D15	VSS	U14
D18	VSS	U15
D2	VSS	U16
D4	VSS	U17
E21	VSS	U23
E24	VSS	U26
E4	VSS	U27
E9	VSS	U3
F15	VSS	U5
E23	VSS	V13
F28	VSS	V15
F29	VSS	V28
F7	VSS	V29
G1	VSS	W2
F2	VSS	W26
G10	VSS	W27
G13	VSS	Y28
G19	VSS	Y29
G23	VSS	Y4
G25	VSS	AB4
G26	VSS	AB23
G27	VSS	AB5
H25	VSS	AB6
H28	VSS	AD5
H29	VSS	U4
H3	VSS	W24
H6	VSS	A1
J1	VSS	A2
J25	VSS	A28
J26	VSS	A29
J27	VSS	AJ28
J4	VSS	AH1
J5	VSS	AH29
K23	VSS	AJ1
K28	VSS	AJ2
K29	VSS	AJ29
K3	VSS	B1
K6	VSS	B29
	VSS	A1
	VSS	A2
	VSS	A28
	VSS	A29
	VSS	AJ28
	VSS	AH1
	VSS	AH29
	VSS	AJ1
	VSS	AJ2
	VSS	AJ29
	VSS	B1
	VSS	B29
	VSS	A1
	VSS	A2
	VSS	A28
	VSS	A29
	VSS	AJ28
	VSS	AH1
	VSS	AH29
	VSS	AJ1
	VSS	AJ2
	VSS	AJ29
	VSS	B1
	VSS	B29

ICH8-M-1-GP-U




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBUS 2.0 compliance

SMBUS

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title: ICH8-M (4 of 4)</p>	
Size	Document Number
Date: Monday, February 26, 2007	Sheet 19 of 45
<p>Rev: -1</p> <p>Columbia/Tangiz</p>	

TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000



SB
Setting T8 as 90 Degree

$$V_DEGREE = (((Degree-72)*0.02)+0.34)*VCC$$

DXP1:108 Degree (CPU)
DXP2:H/W Setting 100(System)
DXP3:105 Degree (SYSTEM)

20060810





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchiu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller**


Size: Document Number: **Columbia/Tangiz** Rev: -1

Date: Monday, February 26, 2007 Sheet 20 of 45

SATA HD Connector







ODD Connector




bom1



		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HDD and CDROM			
Size	Document Number	Rev	-1
Columbia/Tangiz		Date:	Monday, February 26, 2007
Sheet 21 of 45			





BLUETOOTH MODULE



EC21 put near BLUE1 / all USB put one choke near connector by EMI request




MDC 1.5 CONN






bom1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB / MDC / BLUETOOTH			
File	Document Number	Rev	-1
Columbia/Tangiz			
Date: Monday, February 26, 2007	Sheet 22	of 45	



Place PLLVDD/AVDDL
CKT as close to chip as
possible



R79 change to Bead
for Transmitter Distortion



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
BCM5787MKMLG		
Title Size A3 Date: Monday, February 26, 2007	Document Number Columbia/Tangiz Sheet 23 of 45	Rev -1

LAN Connector

Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

GIGA Lan Transformer





LAN Link: Green(A3), behavior is the same for 10/100/1000 bits
LAN Data: Yellow(B2), when LAN is transferring data.

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN Connector

Size A3 Document Number Columbia/Tangiz Rev -1


Date: Monday, February 26, 2007 Sheet 24 of 45

C782 should close Pin-P15 and Pin-R17.



- * All 1394 signals must be routed on top side only
- * Differential pairs of each ports should have equal trace length
- * Stubs must be keep as short as possible

Bypass/Decoupling Capacitors
Should be places as close to
PCI7412 as possible



SD_D[3..0] <<< SD_D[3..0] 27
CBB_D[15..0] <<< CBB_D[15..0] 26,27
CBB_A[25..0] <<< CBB_A[25..0] 26,27


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TI PCI7412 (1 of 2)**

Size: Document Number Rev: -1

Date: Monday, February 26, 2007 Sheet 25 of 45



TI PCI7412

IDSEL: AD22
INTA-->: INT_PIRQ#
INTB-->: INT_PIRQ#
INTC-->: INT_PIRQ#
INTD-->: INT_PIRQ#
GNT: PCI_GNT#0
REQ: PCI_REQ#0

INTA# CARBUS 1 (INT_PIRQ#)
INTB# 1394 (INT_PIRQ#)
INTC# Flash Media (INT_PIRQ#)
INTD# SD Host (INT_PIRQ#) share
MFUNC4: use bit 19-16 Register define.

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TI PCI7412 (2 of 2)**



Size: Document Number Rev: -1

Date: Monday, February 26, 2007 Sheet 26 of 45

PCMCIA Socket






Cardbus I/F



21.H0145.001

1394 Connector




XD
MS / MS PRO
SD / SD IO / MMC

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCMCIA / 1394 / CARD READER
Size: Document Number
Date: Monday, February 26, 2007
Sheet: 27 of 46

NV SMBus
 A(pin143&145) : VGA(CRT) / DOCK
 B(pin218&220) : DVI
 C(pin208&210) : HDMI / TPI / LVDS



Put near graphic connector



7 PEG_TXP[15.0] <<<<
 7 PEG_TXN[15.0] <<<<
 7 PEG_RXP[15.0] <<<<
 7 PEG_RXN[15.0] <<<<

14 LCD_TXBOUT0+
 14 LCD_TXBOUT0-
 14 LCD_TXBOUT1+
 14 LCD_TXBOUT1-
 14 LCD_TXBOUT2+
 14 LCD_TXBOUT2-

LCD_TXACLK- 14
 LCD_TXACLK+ 14
 LCD_TXAOUT2+ 14
 LCD_TXAOUT2- 14
 LCD_TXAOUT1+ 14
 LCD_TXAOUT1- 14
 LCD_TXAOUT0+ 14
 LCD_TXAOUT0- 14

14 LCD_TBCLK+
 14 LCD_TBCLK-
 15 NV_BLUE
 15 NV_GREEN
 15 NV_RED
 15 NV_TV_COMP
 15 NV_TV_LUMA
 15 NV_TV_CRMA

>>>> NV_EDID_DAT 14
 >>>> NV_EDID_CLK 14
 >>>> NV_LCDVDD_ON 14
 >>>> NV_BLON 32
 >>>> NV_DVI_DAT 44
 >>>> NV_DVI_CLK 44



15 NV_DDCCLK
 15 NV_DDCDAT

TPAD30 TP44
 TPAD30 TP110
 TPAD30 TP108
 TPAD30 TP99

SPDIF HDMI
 GPU_BUFRST#
 MP_INT
 GPU_PRGM#

TPAD30 TP98
 TPAD30 TP103
 TPAD30 TP108
 TPAD30 TP148

IGP_UTX2#
 IGP_UTX2
 TMDS_GPIO6 SW

EMI REQUEST
 TMSD_A_TX0+ 44
 TMSD_A_TX0- 44
 TMSD_A_TX1+ 44
 TMSD_A_TX1- 44
 TMSD_A_TX2+ 44
 TMSD_A_TX2- 44
 TMSD_A_TXC+ 44
 TMSD_A_TXC- 44
 ERN77~ERN80要靠近MXM1


TP115 TPAD30
 TP114 TPAD30
 TP105 TPAD30
 TP104 TPAD30
 TP111 TPAD30
 TP110 TPAD30
 TP102 TPAD30
 TP113 TPAD30

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		Graphic MXM CONN	
Size	Document Number	Rev	
A3		-1	
Date: Monday, February 26, 2007		Sheet 28 of 45	

Mini Card Connector



NEWCARD Connector

Reserve the symbol for bottom side connector



bom1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD / NEW CARD**






Size: Document Number

Date: Monday, February 26, 2007

Sheet 29 of 45

Rev -1

Columbia/Tangiz




AUDIO OP AMPLIFIER

R,L 1.5W Speaker
 mount R274,R281
 R269->63.36334.1DL
 R268->63.33334.1DL


R,L 1W Speaker
 mount R280,R281
 R269->63.15334.1DL
 R268->63.12334.1DL

R,L 1.2W Speaker
 mount R280,R281
 R269->63.10334.1DL
 R268->63.68234.1DL


KBC_MUTE_GPIO8




LINE IN




Internal Microphone




Internal Speaker



MIC IN



LINE OUT



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **AUDIO AMP AND JACK**

Size: Document Number


Date: Monday, February 26, 2007

Sheet 31 of 45


Rev -1



VISHAY FIR Module









SIO PC87381




Wistron Corporation
 21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsien 301, Taiwan, R.O.C.


KBC WPC8768L/SIO PC87381

Rev: -1
 Sheet: 32 of 45
 Date: Monday, February 26, 2007








GOLDEN FINGER FOR DEBUG BOARD




<Variant Name>




Run Power




**CPU_CORE
MAX8770**




**MAX8717
1D8V/1D05V**



0D9V_S0




1D25V_S0




APL5915

**MAX8744
5V/3D3V**




2D5V_S0




APL5308

1D5V_S0



APL5912

Charger ISL6255




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size: A3 Document Number: **Columbia/Tangiz** Rev: -1


Date: Monday, February 26, 2007 Sheet: 36 of 45



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VCC CORE 2**

Size A3	Document Number	Rev -1
Columbia/Tangiz		
Date: Monday, February 26, 2007	Sheet 37	of 45



TC19/TC20-->-1 留TC19

TC21/TC22-->-1 留TC22

**Imax=6A
OCP=12A**

**Imax=6A
OCP=11A**

KEMET 220uF 6.3V
ESR=25mOhm
Iripple=2.4A

KEMET 220uF 6.3V
ESR=25mOhm
Iripple=2.4A

Nippon
Cheml-Con
Al Cap.
6D3V, F61
ESR=10mohm.

CYNTec 2.2uH
Idc=8A 6*6
DCR=18mOhm

AOS Id=9.3A Qg=9.8nC
Rdson=1.6~24mohm

AOS Id=9.2A Qg=9~12nC
Rdson=17.4~22mohm

NEAR MAX8744

NEAR MAX8744

2006/09/05 MODIFIED


FEL	Frequency select
LDO5	500K
REF	300K
GND	200K

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **5V/3D3V**

Size A3 Document Number: **Columbia/Tangiz** Rev: **-1**

Date: Monday, February 26, 2007 Sheet 38 of 45




TC15/TC16-->-1 留TC15

TC17/TC18-->-1 留TC17

1D05V Iomax=12A
OCP>19A

1D8V Iomax=9.5A
OCP>17A




$V_{out} = (1 + R_a/R_b) * 1$
Panasonic 330uF
2.5V ESR=15mOhm
Iripple=3.1A

Nippon
Chemi-Con
Al Cap.
390uF/2D5V
ESR=1.0mohm


Adjust the current limit threshold from R14, R15

SKIP
VCC=Force PWM
REF=Low noise
GND= Pulse Skipping

FSET
GND f = 200KHz
REF f = 300KHz
VCC f = 500KHz






VILIM = 0.5V~2.0V
Output Current =
ILIM / 10 / LDCR - di/2




UMA


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title MAX8717 1D8V 1D05V	
Size A3	Document Number ColumbiaTangiz
Date: Monday, February 26, 2007	Rev -1



0D9V_S3
Iomax=1.2A




2D5V
Iomax=130mA



Reserve 2D5V for NV G7X series

1D25V_S0
Iomax=2.0A




$V_o = 0.8 * (1 + (R1/R2))$

2006/09/05 Modified
SANYO
100uF, 4V, B2 Size
Tripple=1.1A, ESR=70mohm

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
1D25V/2D5V//1D05V/0D9V		
Size B	Document Number	Rev
	Columbia/Tangiz	-1
Date: Monday, February 26, 2007	Sheet 41	of 45



ACSET Threshold 1.27V typ.
ACSET > 1.29V Max. --- AC DETECT

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

Cell voltage	ISL6225_4D2V/#4D35V	ISL6225_4D1V/#4D35V
4.10V/cell	L	H
4.20V/cell	H	L
4.35V/cell	L	L

ISOURCE_MAX = ((ACLIM/VREF)*0.05+0.05)/Rsense
Adaptor is 90W/19V : I_LIMIT = 4.02A (85%)

85W/19V 4.47A AC adapter
When AC adaptor
Current =4.47A
R sensor=20m Ohm
the ICM Voltage =19.22x4.47x0.02=1.78


ADT_DIFF	
L	90W
H	65W

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CHARGER ISL6225

Title		
Size A3	Document Number	Rev
Date: Monday, February 26, 2007	Columbia/Tangiz	
Sheet 42	of	45

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title
AD/BATT CONN

















Size A3	Document Number	Rev -1
------------	-----------------	------------------

Date: Monday, February 26, 2007 Sheet 43 of 45



<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DVI CONNECTOR	
Size A3	Document Number Columbia/Tangiz
Date: Monday, February 26, 2007	Rev -1
Sheet 44	of 45



bom1
緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI/Spring/Boss	
Size	Document Number	Rev	
Date: Monday, February 26, 2007	Sheet 45 of 45	Columbia/Tangiz	