



A6T


REVISION: 1.01


- 01. BLOCK DIAGRAM
- 02. RESET MAP
- 03. CLOCK MAP
- 04. S1_HT_C51
- 05. S1_DDR2
- 06. S1_CNTL/DEBUG/THERM
- 07. S1_POWER
- 08. DDR2_SODIMM
- 09. DDR2_TER/FETGAGE
- 10. C51_HT_CPU
- 11. C51_HT_MCP
- 12. C51_PCIE
- 13. C51_VIDEO
- 14. C51_VCC_GND
- 15. FAN/THERM SENSOR
- 16. MCP51_HT
- 17. MCP51_PCI/LPC
- 18. MCP51_IDE/SATA
- 19. MCP51_USB/AC97/SMB
- 20. MCP51_RGMI/XTAL
- 21. MCP51_VCC
- 22. G73M_PCIE
- 23. G73M_FB I/F
- 24. G73M_LVDS/GND
- 25. G73M_VGA/TV
- 26. G73M_TMDS/GPIO
- 27. G73M_XTAL/ROM STRAP
- 28. G73M_STRAPS
- 29. G73M_MEM_PART1
- 30. G73M_MEM_PART2
- 31. HDD/CDROM
- 32. MINI PCI
- 33. CARD BUS
- 34. PCMCIA
- 35. 1394/SD_CARD
- 36. SIO/SIR
- 37. FWH
- 38. KBC
- 39. USB/BLUE TOOTH
- 40. CRT/TV CON
- 41. LVDS/INVERTER
- 42. ALC880
- 43. AMP
- 44. MIC/LINE-IN JACK
- 45. RJ45/11/MDC
- 46. LAN
- 47. BLANK
- 48. FUNCTION KEY
- 49. LED
- 50. POWER SEQUENCE(1)
- 51. POWER SEQUENCE(2)
- 52. SCREW HOLE
- 53. Battery
- 54. CHARGE
- 55. BATLOW/SD#
- 56. LOAD SWITCH
- 57. BLANK
- 58. BLANK
- 59. BLANK
- 60. POWER SEQUENCE BLOC
- 61. POWER BUDGET BLOCK
- 62. BLANK











CLOCK MAP














the cap close to cpu less than 1200mil
max neckdown to & from caps is 500mil



A6TcSKU1



DRAM_VTT 0.9V






A6TcSKU1



ASUS		Title : S1_POWER	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name	Rev	
A3	A6T	1.0	
Date: Wednesday, March 08, 2006		Sheet	7 of 72




DDR2 TERMINATION



LAYOUT : COULD BE SWAP




A6TcSKU1



A6TcSKU1

		Title : C51_HT_CPU	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name		Rev
B	A6T		1.0
Date: Wednesday, March 08, 2006		Sheet	10 of 72



LVDS 1.8V
TMD5 3.3V

A6TcSKU1

Fan Speed Control

When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

CPU FAN

KBC will issue a analog (a voltage level) signal.


Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

SW: FAN_DA1 must be low during S3


R1.1

CPU FAN will be forced on:
1) Thermal Sensor Over-temperature
2) PROCHOT asserted(CPU)
3) WATCHDOG asserted(KBC)

CPU THERM SENSOR






VGA THERM SENSOR



A6TcSKU1

ASUS		Title : FAN/THERM SENSOR	
ASUSTECH CO.,LTD.		Engineer: Jefing Li	
Size A3	Project Name A6T	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet 15 of 72	





length match within
100mil, 5mil wide and
10mil away from
others


width >10mil

A6TcSKU1

ASUS		Title : MCP51_IDE/SATA	
ASUSTECH CO., LTD.		Engineer: Jefeng_Li	
Size	Project Name	Rev	
A3	A6T	1.0	
Date: Wednesday, March 08, 2006		Sheet	18 of 72






for NV SLI power




A6TcSKU1


ASUS		Title : MCP51_RGMII/XTAL	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size B	Project Name A6T		Rev 1.0
Date: Wednesday, March 08, 2006		Sheet 20 of 72	






- 1.5V
FOR SATA & MXM CONNECTOR
- 1.5V_SP_A @440MA
 - 1.5V_SP_D @164MA
 - 1.5V_PLL_SP_DVDD @20MA
 - 1.5V_PLL_SP_AVDD @160MA
 - 1.5V_PLL_CPU_HT @71MA
 - 1.5V_PLL_SP_SS @10MA
 - 1.5V_PLL_LEG @4MA
 - 1.5V_PLL_USB_CORE @16MA












A6TcSKU1


ASUS		Title :G73M_XTAL/ROM STRAP	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size A3	Project Name A6T	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet 27 of 72	





SOUTH BRIDGE GPIO PIN





[17,33] PCI_AD[0..31]













- 1.CLOSE TO R5C841
- 2.The area is as compact as possible,length < 10 mm
- 3.TPA Pair and TPB pair mismatch < 2.5mm
- 4.No via recommend , maximum is one.
- 5.Total length < 50 mm
- 6.Differential impedance is 110+/- 6 ohm
- 7.TPA Pair trace or TPB pair trace mismatch < 1.25mm




Layout: SHIELD GND




A6TcSKU1

FWH



PLCC32 Socket Part Number : 12-043000323
 SST FWH/LPC Part Number :
 05G00101712L(燒)



A6TcSKU1


ASUS		Title : FWH	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name	Rev	
A4	A6T	1.0	
Date: Wednesday, March 08, 2006		Sheet	37 of 72






LCD Power

for NV SLi power




LCD LVDS Interface




INVERTER Interface

BIOS
BACK_OFF#: When user
pushes "Fn+F7" button,
BIOS activate this pin to
turn off back light.




for NV SLi power



USB PORT 4 for USB CAMERA

A6TcSKU1



ASUS		Title : LVDS/INVERTER	
ASUSTECH CO.,LTD.		Engineer: Jefing Li	
Size A3	Project Name A6T	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet 41 of 72	





EAR_SW		OPTIC_HP		
L		H		SPDIF
L		L		LINE OUT
H		H		NO CONNECT



PHONE_JACK_8P		
5	4	11
6	3	12
7	2	
8	1	

A6TCSKU1		Title : AMP	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name	Rev	
A3	A6T	1.0	
Date: Wednesday, March 08, 2006	Sheet	43	of 72






INTMIC_A:GND_AUDIO
: W/P/X = 12/5/15mils








**LAN
PORT**




MDC









**Must change to
13-N7510M270**








FUNCTION KEY



A6TcSKU1





ASUS		Title : FUNCTION KEY	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size B	Project Name A6T	Date: Wednesday, March 08, 2006	Rev 1.0
Sheet 47 of 72			


























A6TcSKU1

ASUS		Title : POWER SEQUENCE(1)	
ASUSTECH CO.,LTD.		Engineer: Jefeng_Li	
Size B	Project Name A6T	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet	49 of 72



A6TcSKU1

ASUS		Title : POWER SEQUENCE(2)	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size B	Project Name A6T		Rev 1.0
Date: Wednesday, March 08, 2006		Sheet	50 of 72



A6TcSKU1

ASUS		Title : SCREW HOLE	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size B	Project Name A6T	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet 51 of 72	


RUN S0-S1 This voltage rail is present when the system is "running"

SUS S0-S1-S3 This voltage rail is present when the system is running or in suspend-to-RAM


ALWAYS S0-S1-S3-S4-S5 This voltage rail is always present as long as there is main power, whether in the form of a system battery, an AC adapter, or other type of main power supply


RTC S0-S5, G3 This voltage rail is always present for the Real Time Clock and CMOS RAM circuitry even in the mechanical off state as long as the coin cell is present and not discharged.

AC MODE






BAT MODE






A6TcSKU1

		Title : BLANK	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size B	Project Name A6T		Rev 1.0
Date: Wednesday, March 08, 2006		Sheet 53	of 72




A6TcSKU1

ASUS		Title : BLANK	
ASUSTECH CO.,LTD.		Engineer: Jefeng_Li	
Size	Project Name		Rev
B	A6T		1.0
Date: Wednesday, March 08, 2006		Sheet	54 of 72



A6TcSKU1

		Title : BLANK	
ASUSTECH CO.,LTD.		Engineer: <u>Jefing_Li</u>	
Size B	Project Name A6T	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet 55	of 72



VF-CO-CC

A6TcSKU1

		Title : BLANK	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size B	Project Name A6T		Rev 1.0
Date: Wednesday, March 08, 2006		Sheet	57 of 72

VF-CO-CC

A6TcSKU1


		Title : BLANK	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name		Rev
B	A6T		1.0
Date: Wednesday, March 08, 2006		Sheet	58 of 72

VF-CO-CC

A6TcSKU1		
		Title : BLANK
ASUSTECH CO.,LTD.		Engineer: Jefing_Li
Size B	Project Name A6T	Rev 1.0
Date: Wednesday, March 08, 2006		Sheet 59 of 72

A6TcSKU1

		Title : <u>BLANK</u>	
ASUSTECH CO.,LTD.		Engineer: <u>Jefing_Li</u>	
Size B	Project Name A6T	Rev 1.0	
Date: <u>Wednesday, March 08, 2006</u>		Sheet <u>60</u>	of <u>72</u>



+3VA

+1.5VS

+1.5VSUS

+2.5VS

+2.5VS

A6TcSKU1




Title : POWER_I/O_LDO


ASUSTECH Engineer: Limei_chen

Size	Project Name	Rev
------	--------------	-----



C	A6T	1.0
---	-----	-----



Date: Wednesday, March 08, 2006 Sheet 64 of 72






A6TcSKU1






12G200010818

11/02





A6TcSKU1

ASUS		Title : POWER DIAGRAM	
ASUSTECH		Engineer: Limei_chen	
Size	Project Name	Rev	
Custom	A6T	1.0	
Date: Wednesday, March 08, 2006	Sheet	72	of 72

12/20 P62 Add CE6205 100UF/6.3V(the high transient ripple)
P62 change L6202 from 1.8uh to 3.7uh (because of the low efficiency and the thermal issue)
P63 change R6312 from 1K to 6.81K
P63 change R6315 from 9.09K to 20K
P66 Add C6614 1UF/25V(due to bad Highside Gate)
P66 change R6602 from 0ohm to 2.7ohm(due to bad Highside Gate)
P67 exchange 0.9VS &1.8VS
P67 change Q6702 to SI4800(due to the Voltage is low)
P67 change Q6702 from PMN45EN(Rdson=40mohm-max)to SI4800(Rdson=18.5mohm-max)
P68 change C6807 from 1UF/25V to 4.7UF/25V
P68 change A/D_DOCK_in to CHG_SRC
P71 change C7105 from 1UF/25V to 4.7UF/25V
12/28 P66 Add D6604& net GPU_PWR_EN
P67 Add Q6713,R6717,C6716,C6715,R6718,D6701
P67 add net GPU_PWR__EN,+1.8VS_C51
P62 change L6201 from 1.8uh to 2.8uh (because of the low efficiency and the thermal issue)
P63 change R6314 from 6.81K to 7.5K(because of the low voltage in device side)
12/29 P67 change 1.8V0 to 1.8V(EF)
12/30 P68 Add R6826(due to D7103's leakage current is high when the temperature is high,thermal team 49 degree)
01/03 P61 change R6135 from 100Kohm to 120kohm(due to OCP)
P65 change R6506 from 330ohm to 402ohm(due to OCP)
P68 change R6818 from 49.9Kohm to 4.7Kohm
P68 Add R6826 15Kohm
01/04 P68 connect R6807.2,R6808.2,R6809.2 to MAX8725_REF(due to REF+-0.5%,but LDO +-2.8%)
P68 change R6807,R6812,R6807,R6808,R6809,R6813,R6814,R6815(due to MAX8725_REF)

A6TcSKU1

		Title : History	
ASUSTEK COMPUTER INC		Engineer: Rui-xing	
Size C	Project Name History	Date: Wednesday, March 08, 2006	Rev 1.00
Date: Wednesday, March 08, 2006		Sheet 73 of 73	