


A8T/M SCHEMATIC R2.1

PAGE	Content	PAGE	Content	
SYSTEM PAGE REF.		POWER PAGE REF.		
4	AMD S1 CPU--HT	61	POWER_VCORE	
5	AMD S1 CPU--CNTL	62	POWER_SYSTEM	
6	AMD S1 CPU--DDR2	63	POWER_I/O_1.2VO & 1.0VO	
7	AMD S1 CPU--PWR/GND	64	POWER_I/O_LDO	
8	DDR2 SO-DIMM_0	65	POWER_I/O_DDR2	
9	DDR2 SO-DIMM_1	66	POWER_VGA_CORE (Empty)	
10	DDR2 ADDRESS TERMINATION	67	POWER_LOAD_SYSTEM	
11	C51M--HT TO CPU	68	POWER_CHARGER	
12	C51M--HT TO MCP	69	POWER_PIC	
13	C51M--PCI-E	70	POWER_PROTECT	
14	C51M--CRT & LVDS	71	POWER_SWITCH_+5VLCM	
15	C51M--PWR/GND	72	POWER_DIAGRAM	
16	VGA CONN			
17	LVDS & INVERTER CONN			
18	CRT & TV_OUT			
19	MCP51--HT			
20	MCP51--PCI			
21	MCP51--IDE			
22	MCP51--USB & HDA & GPIO			
23	MCP51--PWR/GND			
24	HDD & CD-ROM CONN			
25	USB PORTS			
26	SUPER I/O LPC47N217			
27	BIOS & FIR			
28	KBC 38857			
29	SM BUS & POWER PORT			
30	PCI-E--MINI CARD			
31	PCI-E--NEW CARD			
32	PCI--LAN RTL8110CL			
33	RJ45 & RJ11			
34	PCI--1394,CardReader R5C832			
35	PCI--4 IN1 CON			
36	AUDIO CODEC ALC660			
37	AUDIO AMP G1420			
38	MDC,B/T,TPM & DISCHG,HOLE			
39	DVI CONN			
40	ACIN, BAT, FAN, I/O PORT			
41	SW & LED & TP			
42	POWER-ON SEQUENCE			
43	HISTORY			
44	I/O PORT			

<< Kennedy_Zhang >>

A8T/M AMD S1/C51MV BLOCK DIAGRAM



<Core Design>



PROJECT: A8T

REVISION
2.1

DATE: Friday, July 21, 2006
SHEET 2 OF 55

DESCRIPTION: BLOCK DAIGRAM

SCHEMATIC FILE NAME:

RELEASE DATE:

DESIGN ENGINEER: Albert Su

<< Kennedy_Zhang >>

PCI Device	IDSEL#	REQ/GNT#	Interrupts	PC/PCI
Chipset (Host to PCI)	(AD30 internal)	n/a		
LAN -- Realtek	AD17	1	C	
1394	AD16	0	A	
4 IN 1		0	B	

SM_BUS ADDRESS : Thermal MAX6657 = 1001100x (98h)
DDR_SODIMM0 = 1010000x (A0h)
DDR_SODIMM1 = 1010001x (A2h)

MCP51_GPIO	Use As	Signal Name	Power
GPIO_1	GPI	PCB_ID2	+3VS
GPIO_2	GPI	KB_SCI#	+3VSUS
GPIO_3	GPI	PWRLMT#	+3VSUS
GPIO_4		SUS_STAT#	+3VSUS
GPIO_5	GPO	802_LED_EN#	+3VSUS
GPIO_6	GPO	MCP_TV_EN	+3VSUS
GPIO_7	GPO	CB_SD#	+3VSUS
GPIO_8		CR_VID0	+3VSUS
GPIO_9		CR_VID1	+3VSUS
GPIO_10		(CR_VID2)	+3VSUS
GPIO_11:16]		(CPD_VID[0:5])	+3VSUS
GPIO_17		(L15#)	+3VSUS
GPIO_18		BATT_TALARM#	+3VSUS
GPIO_19		USB_OC#1	+3VSUS
GPIO_20	GPO	1 Hz	+3VSUS
GPIO_21	GPO	IGP_DDC_SELECT	+3VSUS
GPIO_22		ACZ_SDIN0_AUD	+3VSUS
GPIO_23		ACZ_SDIN1_MDC	+3VSUS
GPIO_24	GPI	CHG_FULL_OC	+3VSUS
GPIO_25		SMB_MEM_SCL	+3VSUS
GPIO_26		SMB_MEM_SDA	+3VSUS
GPIO_27		SMB_CLK_SB	+3VSUS
GPIO_28		SMB_DAT_SB	+3VSUS
GPIO_29		(SMB_ALERT#)	+3VSUS
GPIO_30		PCI_PME#	+3VSUS
GPIO_31	GPI	STO_SMI#	+3VSUS
GPIO_32		EXTSMI#_3A	+3VSUS
GPIO_33	GPI	(K1#)	+3VSUS
GPIO_34		SUS_CLK	+3VSUS
GPIO_35	GPO	WLAN_ON#	+3VSUS
GPIO_36			+3VSUS
GPIO_37	GPO	OP_SD#	+3VSUS
GPIO_38	GPO	MXM_PWR_ON	+3VS
GPIO_39	GPI	VGA_DETECT#	+3VS
GPIO_40	GPO	BACK_OFF#	+3VS
GPIO_41	GPI	VGA_PWRGD	+3VS
GPIO_42		PM_CLKRUN#	+3VS
GPIO_43		PCI_PERR#	+3VS
GPIO_44		ACZ_SYNC	+3VS
GPIO_45		ACZ_SDOUT	+3VS
GPIO_46	GPO	BT_ON/OFF#	+3VS

MCP51_GPIO	Use As	Signal Name	Power
GPIO_47	GPI	LOAD_TEST	+3VS
GPIO_48			
GPIO_49	GPO	FWH_WP#	+3VS
GPIO_50	GPO	LCD_VDD_EN_GM	+3VS
GPIO_51	GPO	LCD_BACKEN_GM	+3VS
GPIO_52		EDID_CLK_C51M	+3VS
GPIO_53		EDID_DATA_C51M	+3VS
GPIO_54	GPO	GPU_ON	+3VS
GPIO_55		HA20GATE	+3VS
GPIO_56		KBDCPURST	+3VS
GPIO_57		SATA_LED#	+3VS
GPIO_58		CPU_THERMTRIP#	+3VS
GPIO_59		PM_THERM#	+3VS
GPIO_60	GPI	PCB_ID0	+3VS
GPIO_61	GPI	PCB_ID1	+3VS
GPIO_62	GPO	IGP_SELECT	+3VS
GPIO_63		(CABLE_DET_F)	+3VS
GPIO_64		(CABLE_DET_S)	+3VS


47N217_GPIO	USE_AS	SIGNAL_NAME	Power
GPIO10	GPI		+3VS
GPIO[11:12]	GPO		+3VS
GPIO[13:14]	GPI		+3VS
GPIO23	GPO		+3VS
GPIO[40:45]	GPI		+3VS
GPIO46	GPI		+3VS
GPIO47	GPI		+3VS

M38857_GPIO	USE_AS	SIGNAL_NAME	Power
P23	GPO	MSK_INSTKEY#	+3V
P22	GPO	BAT_LEARN	+3V
P21	GPO		+3V
P20	GPO	KBCRSM	+3V
P42	GPO	WATCHDOG	+3V
P43	GPI	SWDJ_EN	+3V
P44	GPO	KBCPURST_3Q	+3V
P45	GPO	KBC_GA20	+3V
P46	GPO	KBSCI_3Q	+3V
P47	GPI	PM_CLKRUN#	+3V
P50	GPI	FAN1_LLOW#_OC	+3V
P51	GPI	FAN1_TACH	+3V
P52	GPO	KBDDT0	+3V
P53	GPO	KBDDT1	+3V
P54	GPI	LID_KBC#	+3V
P55	GPI	BAT_IN_OC#	+3V
P56	GPO	FAN1_DC	+3V
P57	GPO	ADJ_BL	+3V
P67	GPI	NEWCARD_OFF#	+3V
P66	GPI	PANLOCK_#	+3V
P65	GPI	MARATHON_#	+3V
P64	GPI	ACIN_OC#	+3V
P63	GPI	NEWCARD_DET#	+3V
P62	GPI	WIRELESS_#	+3V
P61	GPI	INTERNET_#	+3V
P60	GPI	BLUETOOTH_#	+3V
P76	GPIO	SMD_BAT	+3V
P77	GPIO	SMC_BAT	+3V
P27	GPO	SCR_LED#	+3V
P26	GPO	NUM_LED#	+3V
P25	GPO	CAP_LED#	+3V
P24	GPO	SET_PCIRSTNS#	+3V
P40	GPO	KBC_EXTSMI	+3V
P41	GPO	PANLOCK_LED	+3V


<Core Design>

	PROJECT: A8T	REVISION	DATE: Friday, July 21, 2006	DESCRIPTION: SCHEMATICS REF.	SCHMATIC FILE NAME :	DESIGN ENGINEER : Albert Su
		2.1	SHEET 3 OF 55		RELEASE DATE :	

<< Kennedy_Zhang >>





<< Kennedy_Zhang >>




Core Design	PROJECT: A8T	REVISION 2.1	DATE: Friday, July 21, 2006 SHEET 7 OF 55	DESCRIPTION: S1 CPU PWR/GND	SCHEMATIC FILE NAME : RELEASE DATE :	DESIGN ENGINEER : Albert Su
-------------------------------------	-------------------------	---	--	--	---	--


<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>







<< Kennedy_Zhang >>









<< Kennedy_Zhang >>









<< Kennedy_Zhang >>



<< Kennedy_Zhang >>





+5V 9,16,18,28,31,38,40,41

<Core Design>



PROJECT: **A8T**

REVISION
2.1


DATE: **Friday, July 21, 2006**
SHEET **25** OF **55**

DESCRIPTION: **USB PORTS**

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER : **Albert Su**


<< Kennedy_Zhang >>



<< Kennedy_Zhang >>


<< Kennedy_Zhang >>

MCP51




+3VA		+3VA	22,38,41,42,48,71
+3VSUS		+3VSUS	5,17,20,22,23,28,32,42,46,48,70
+0.9VS		+0.9VS	16
+1.5VS		+1.5VS	19,21,22,23,30,31,38,48
+2.5VS		+2.5VS	5,11,14,15,16,18,38,48
+3VS		+3VS	5,8,9,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,30,31,34,36,38,39,41,48,61,70
+5VS		+5VS	14,18,23,24,28,36,37,38,39,40,41,61
+12VS		+12VS	16,17
+1.8V		+1.8V	5,7,8,9,10,38,65
+3V		+3V	22,28,30,31,35,37,38,42
+5V		+5V	9,16,18,25,28,31,38,40,41
+12V		+12V	25,40
+VCORE		+VCORE	5,7,61
+5VLCM		+5VLCM	28,68,69,70,71



<< Kennedy_Zhang >>





<< Kennedy_Zhang >>

<< Kennedy_Zhang >>






+3V 22.28,30.31,37.38,42
+12V 25.37,40,67




<Core Design>

ASUS	PROJECT: A8T	REVISION: 2.1	DATE: Friday, July 21, 2006 SHEET 35 OF 55	DESCRIPTION: 4 IN 1 CONN	SCHEMATIC FILE NAME : RELEASE DATE :	DESIGN ENGINEER : Albert Su
------	--------------	---------------	---	--------------------------	---	-----------------------------


<< Kennedy_Zhang >>




Azalia MDC MODEM CON





Bluetooth Module CON



TPM Module CON



Camera Module CON



- +1.5VS
- +1.8V
- +2.5VS
- +3V
- +3VS
- +5V
- +5VS

- 19,21,22,23,30,31,48
- 5,7,8,9,10,65
- 5,11,14,15,16,18,48
- 22,28,30,31,35,37,42
- 5,8,9,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,34,36,39,41,48,61,70
- 5,16,18,25,28,31,40,41
- 14,18,23,24,28,29,36,37,39,40,41,61

<Core Design>



PROJECT: **A8T**

REVISION: **2.1**

DATE: **Friday, July 21, 2006**

SHEET **38** OF **55**


DESCRIPTION: **MDC, B/T, TPM, Camera & DISCHG**



SCHEMATIC FILE NAME :

RELEASE DATE :

DESIGN ENGINEER : **Albert Su**


<< Kennedy_Zhang >>






I/O PORT

+5V 9,16,18,25,28,31,38,41
+5VS 14,15,23,24,26,29,36,37,38,39,41,61



FAN CONTROL



ACIN_CONN

<Core Design>



PROJECT: A8T

REVISION: 2.1


DATE: Friday, July 21, 2006
SHEET: 40 OF 55

DESCRIPTION: FAN_CTRL & ACIN

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER : Albert Su

<< Kennedy_Zhang >>



<< Kennedy_Zhang >>

Revision History


Power:

System:

<Core Design>

	PROJECT: A8T	REVISION	DATE: Friday, July 21, 2006	DESCRIPTION: HISTORY	SCHEMATIC FILE NAME :	DESIGN ENGINEER : Albert Su
		2.1	SHEET 43 OF 55		RELEASE DATE :	

<< Kennedy_Zhang >>




PROJECT: A8T		REVISION	DATE: Friday, July 21, 2006	DESCRIPTION: I/O PORT		SCHEMATIC FILE NAME :		DESIGN ENGINEER :	
		2.1	SHEET 44 OF 55			RELEASE DATE :		Albert Su	

<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



<Core Design>		Title : POWER_I/O_DDR4	
ASUS		Engineer: Eric Ko	
<OrigName>	Size	Project Name	Rev
Custom	Custom	AST	2.1
Date: Friday, July 21, 2006	Sheet	65	of 65

<< Kennedy_Zhang >>

